



# ANALOG ELECTRONICS NOTES

*AKSHANSH CHAUDHARY*

## Analog Electronics Notes, First Edition

Copyright © 2013 Akshansh

ALL RIGHTS RESERVED.

Presented by: Akshansh Chaudhary  
Graduate of BITS Pilani, Dubai Campus  
Batch of 2011

Course content by: Dr. S. Swaminathan  
Then Faculty, BITS Pilani, Dubai Campus

Layout design by: AC Creations © 2013



The course content was prepared during Spring, 2014.

More content available at: [www.Akshansh.weebly.com](http://www.Akshansh.weebly.com)

DISCLAIMER: While the document has attempted to make the information as accurate as possible, the information on this document is for personal and/or educational use only and is provided in good faith without any express or implied warranty. There is no guarantee given as to the accuracy or currency of any individual items. The document does not accept responsibility for any loss or damage occasioned by use of the information contained and acknowledges credit of author(s) where ever due. While the document makes every effort to ensure the availability and integrity of its resources, it cannot guarantee that these will always be available, and/or free of any defects, including viruses. Users should take this into account when accessing the resources. All access and use is at the risk of the user and owner reserves that right to control or deny access.

Information, notes, models, graph etc. provided about subjects, topics, units, courses and any other similar arrangements for course/paper, are an expression to facilitate ease of learning and dissemination of views/personal understanding and as such they are not to be taken as a firm offer or undertaking. The document reserves the right to discontinue or vary such subjects, topic, units, courses, or arrangements at any time without notice and to impose limitations on accessibility in any course.

# Analog Electronics

\* finding RMS value.

eg:  $V(t) = V_m \sin \omega t$

S1) Square:  $V(t) \rightarrow V_m^2 \sin^2 \omega t$

S2) Mean: This signal is periodic with  $T = 2\pi$


$$= \frac{1}{T} \int_0^T V(t)^2 dt = \frac{1}{2\pi} \int_0^{2\pi} V_m^2 \sin^2 \omega t dt$$

S3) Root:  $\sqrt{\frac{1}{T} \int_0^T V(t)^2 dt} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} V_m^2 \sin^2 \omega t dt}$

\*


Independent source: Something that can be easily changed without restriction.  
(cannot be changed: dependent source)

## Independent Voltage & Current Sources




\* Independent source: ; Dependent source:

\* A non ideal source (found everywhere) is not desirable, as, it reduces the value of source voltage.



Now, we want to reduce the effect of  $R_s$ .

Idea: Make the input impedance of amplifier very high.



By voltage divider rule:

$$V_{in} = \left( \frac{R_{in}}{R_{in} + R_s} \right) V_s$$

$$V_{in} = \left( \frac{1}{1 + \frac{R_s}{R_{in}}} \right) V_s$$

if  $R_{in} \gg R_s$

$$V_{in} \approx V_s$$


So, value of source voltage didn't really get reduced.

So, an amplifier with high i/p impedance is desirable.

\* Note: Revise Norton's theorem, Thévenin's theorem, Max. Power Transfer theorem, Superposition theorem.

# \* DIODES


↳ an active device that responds to an i/p voltage and allows current to flow in one dir<sup>n</sup> for a normal operating range.



\* Basically, a PN junction diode conducts when FB & (approximately) does not conduct in RB.

Conduct  $\equiv$  SC  
no conduct  $\equiv$  OC

Q



Assume diode is ideal  
If  $V_s = V_m \sin \omega t$ ,  
identify value(s) of  $V_o$ .

(Idea : For IDEAL diode :-

+ve voltage  $\Rightarrow$  FB  $\rightarrow$   $\equiv$   $\equiv$  SC  
-ve voltage  $\Rightarrow$  RB  $\rightarrow$   $\equiv$   $\equiv$  OC

So, for sine wave i/p

So, for  $V_s = +ve$ ,  $V_o = V_s$   
 $V_s = -ve$ ,  $V_o = 0$ .

\* pd  $\equiv$  practical diode

So,  $V_o =$  

behaves as half wave rectifier

Now, using practical diode?

$$i_D = I_s \left( e^{\frac{V_D}{V_T}} - 1 \right)$$

↳ for forward bias,

$V_D \approx 0.7$  &  $V_T = 0.025$  (kT/q) -


$$\text{So, } i_D = I_s \left( e^{\frac{0.7}{0.025}} - 1 \right)$$

$$\approx I_s (e^{30} - 1)$$

$$\approx I_s (e^{30})$$

$$\text{So, for FB, } i_D = I_s \left( e^{\frac{V_D}{V_T}} \right)$$

(-1 ignored)




(approximating exponential to linear)

$V/I$  curve  
9<sup>th</sup> line

So, basically Ideal diode + 0.6V + Resistor

Practical diode




For this to conduct,

$$V_i > 0.6V \equiv V_o \text{ say}$$

↳ when it conducts, ideal diode = sc. So,

$$\text{Current across } R_f = \frac{V - 0.6}{R_f}$$


Imp. \*  
 Notation  $i_d, v_d$  : only AC  
 $I_D, V_D$  : only DC  
 $i_D, v_D$  : AC & DC

Now, actually, diode's char: 

So, to model that,


Idea:

- Use a DC voltage to make diode in OPERATING Region (at operating point,  $Q$ ).
- Add sine wave over DC.



when  $v_s = V_s$   
 $(v_x = 0)$   
 Quiescent condition

So, diode remains b/w 4.95 to 5.05V, nearly linear region of char.



$$v_T = v_0 + v_L$$


$$v_T = v_0 + i_0 R_L$$

$$\Rightarrow i_0 = (-1/R_L)v_0 + (v_T/R_L) \rightarrow (1)$$

Also,  $i_0 = I_s (e^{v_0/V_T} - 1) \rightarrow (2)$

Solving eq<sup>ns</sup> (1) & (2).


M1 : Graphical method :



Considering quiescent cond<sup>n</sup>,  $v_T = 5$  (Signal not applied)

$$\Rightarrow i_o = (-1/R_L) v_o + 5/R_L$$

$$\begin{cases} i_o = 5, v_o = 0 \\ i_o = 0, v_o = 5 \end{cases}$$




when signal is applied,  
see how high & how  
low signal goes

✓ Ratio of  $\frac{v_o \sin \omega t}{i_o \sin \omega t}$  gives diode resistance -

✓ We can get peak to peak value of current & voltage


\* Parameters that can be used for circuit analysis :  
ONLY : Voltage (V), Current (I), Resistor (R), Inductor (L)  
and Capacitor (C).

# ★ Analysis using diode models




here, i/p voltage is  $5 \pm 0.05V$ . So, diode is always FB

Now,



So, diode modelled as:



Note: we are modelling as: - practical  
not: - actual  
error, for sure

↳ Total i/p,  $v_s = 5 + 0.05 \sin \omega t$

So, finding other way to approximate (i.e., trying to use exponential char)

From fig 1

KVL:  $v_s = v_D + i_D R_L \rightarrow (1)$

i.e.,  $i_D = (v_s - v_D) / R_L$

Also,

$i_D = I_s [e^{v_D / V_T} - 1] \rightarrow (2)$

Solving :

(M1) Now, we need to separate DC & AC components  
So, we use "Superpos" principle.


(M2) Keep total values (DC + AC). & use graphical method

Using M2

from eq<sup>n</sup> (1),  $V_D = 0$  ,  $I_D = 0$   
 $I_D = \frac{V_S}{R_L}$  ,  $V_D = V_S$

$I_D = \frac{5 \pm 0.05}{100}$

$5 \pm 0.05$



we get signal component of diode voltage & current from graphs.

AC Analysis

Instead using small signal analysis

The signal swing's entire range =  $5 \pm 0.05$  V.

So, in this short range, curve can be considered as straight line.

\* Note :-  $\Delta v_D \equiv v_d$   
&  $\Delta i_D \equiv i_d$

For this small range, the diode can be replaced by resistor,  $(r_d)$  (for AC component)

$$\text{So, } \Delta v_D = r_d \Delta i_D \quad (\text{or } v_d = r_d i_d)$$

Now, finding  $r_d$ .

M(a) Draw graph & find slope at Q-point.

$$r_d = \frac{1}{(\Delta i_D / \Delta v_D)}$$

M(b) Writing diode eq<sup>n</sup>:-

$$i_D = I_s [e^{v_D/V_T} - 1] \approx I_s [e^{v_D/V_T}]$$

For FB, assume

$$v_D \approx 0.7V \quad (\text{usually b/w } 0.6 - 0.8V)$$

$$\left[ \left( e^{\left( \frac{0.6 \text{ or } 0.8}{0.026} \right)} \gg 1 \right), \text{ so, } -1 \text{ ignored} \right]$$

$$\text{Now, } i_D = I_D + \Delta i_D = I_s \left[ e^{\frac{V_D}{V_T}} e^{\frac{\Delta v_D}{V_T}} \right] = I_D e^{\frac{\Delta v_D}{V_T}}$$

$$\text{So, } \Delta i_D = I_D \left[ e^{\frac{\Delta v_D}{V_T}} - 1 \right]$$

→ should be  $\ll 1$ . So, exponential expansion.

Small signal approximation<sup>n</sup> :-  $\exp[x] \approx 1 + x$

$$e^x = 1 + x + \left( \frac{x^2}{2!} + \dots \right) \rightarrow \text{ignored.}$$

$$So, \Delta i_D \approx I_D \left[ \frac{\Delta V_D}{V_T} \right]$$

$$\text{or } i_d = I_D \frac{v_d}{V_T}$$

$$\Rightarrow v_d = \left( \frac{V_T}{I_D} \right) \times i_d$$


Signal component of  $i_D$ , clearly,  
diode voltage

$$r_d = \frac{V_T}{I_D}$$

Now,

## DC Analysis

Finding  $I_D$ . Making model  $\rightarrow$



$$V_S = 5 = V_D + I_D R_L \rightarrow (1)$$

$$\& I_D = I_S \left[ e^{V_D/V_T} - 1 \right] \rightarrow (2)$$

Solving eq<sup>ns</sup> (1) & (2).

M(i) : Graphical method.

M(ii) : Successive approximation<sup>n</sup> method.

Using M(ii).


We make assumption on  $V_D$ .

lets say,  $V_D = V_{D1} = 0.7V$ . (usually take this value)




Hence, from the AC analysis, the circuit will be  $\circ$

Final Ans  $\circ$  -




# ★ MODELLING A TRANSISTOR.

Basic PNP transistor



- BJT in active region  
(EB junction  $\rightarrow$  FB)  
(CB junction  $\rightarrow$  RB)
- here (npn transistor), holes are the main carriers
- Size (widths):  $B \ll E \ll C$

Applying AC signal on E-side



Due to AC signal, the ip signal voltage varies as  $0.7 \pm 0.01V$ . So, op is also reflected as  $0.7 \pm 0.01V$


Idea :-

At op we get signal component + DC.

Now, to get signal out of it, use a capacitor.


It filters out DC leaving signal.

◦ Simple transistor action



Now

treat a PNP transistor as 2 diodes.



For diode 1, we have characteristic curve of a diode, as done before.  $i_E$  vs  $V_{BE}$ . As  $i_E \approx i_C$ .

So, we use,

$$i_C = I_s [e^{V_{BE}/V_T} - 1] \approx I_s e^{V_{BE}/V_T}$$

$$\text{Now, } I_C + i_C = I_s e^{V_{BE}/V_T} + I_s e^{V_{BE}/V_T}$$

$$= I_C e^{V_{BE}/V_T}$$

$$\Rightarrow i_C = I_C [e^{V_{BE}/V_T} - 1]$$

(Just like done before)


Again, for small signal approximation,

$$e^{V_{BE}/V_T} = 1 + \frac{V_{be}}{V_T}$$

$$\Rightarrow i_C \approx I_C \left[ \frac{V_{be}}{V_T} \right]$$

Or  $\frac{i_c}{V_{be}} = \frac{I_c}{V_T}$

\* Now, considering 2 port network




$\frac{i_o}{V_{in}}$  = transconductance or AC transconductance,  $g_m$ .

So,  $i_c = \left( \frac{I_c}{V_T} \right) v_{be} = g_m v_{be}$


Input BE voltage has a linear relationship with op current. & the linear factor is  $g_m$ .


So, we have:



Small signal model of transistor

low practical BJT






CE  
Amplifier  
(Std. circuit)

Now, drawing small (signal) circuit


only signal  $\Rightarrow$  only AC, no DC


remove / ground all DC.



- $\rightarrow$  Voltage  $\rightarrow$  ground
- $\rightarrow$  Capacitors  $\rightarrow$  SC
- $\rightarrow$  Replace transistor with model


this Resistance is bypassed by a SC






(final model of a BJT  $\rightarrow$  small signal)


Q.  $V_{CC} = 15V$ ,  $R_S = 1k\Omega$ ,  $R_1 = 60k\Omega$ ,  $R_2 = 30k\Omega$ ,  
 $R_C = R_L = 2R_E = 4k\Omega$ ,  $r_o = \infty$ ,  $V_{BE} = 0.7$



Considering low freq, capacitors' effect is not negligible. Hence, it'll limit gain now.  
So, model will differ now. something like :-



Now, consider simplest model :-  
(small signal  $\rightarrow$  AC only)



Note: It's AC signal.


So, if for +ve 1/2 cycle,  $i_b$  ( $i_c$ ) is into base (collector) it'll be out of base (collector) for -ve 1/2 cycle.  
 (making  $i_e = i_b + i_c$ , always)

Now, finding  $r_{\pi}$ ,  $g_m$ ,  $r_e$  for simplistic model (before)

$\frac{v_{be}}{i_b}$  ←  $\frac{i_c}{v_{be}} = \frac{i_c}{I_C} = \frac{I_C}{V_T}$  emitter of CE Amp.  
 OR, resistance of a

Also, provided before CB Amp :-

$\beta = \frac{i_c}{i_b}$ ,  $\alpha = \frac{i_c}{i_e}$




Using above eq<sup>ns</sup>, we can prove that,

$r_{\pi} = \frac{V_T}{I_B}$ ,  $r_e = \frac{V_T}{I_E}$

So, we can get all values from DC bias cond<sup>n</sup>. We can model after getting values.

Now, for given fig (eg.), amplifier sys can be modelled as :-




# Find op resistance: using test source method

Puffin

Date \_\_\_\_\_

Page \_\_\_\_\_

Now, removing all DC, solving, we get :-




$$R_i = R_B \parallel r_{\pi}$$

$$R_{ins} = R_s + (R_B \parallel r_{\pi})$$

$$V_{\pi} = \frac{(R_B \parallel r_{\pi})}{(R_B \parallel r_{\pi}) + R_s} \times V_s$$

$$V_o = (-g_m V_{\pi}) (R_c \parallel R_L)$$

Remove  $V_{\pi}$ ,  
get  $g_m$ .




## Test source method

S1) Identify op side

S2) Remove op resistance


S3) Put a test source on its place ( $V_x, i_x$ )



S4) Short all other independent sources.


$$\Rightarrow \underbrace{V_s = 0}_{SC} \Rightarrow V_{\pi} = 0 \Rightarrow \underbrace{g_m V_{\pi} = 0}_{OC}$$

So, model is :-



Now, in this model,  $R_o = R_c = V_o / i_o$   
had to be there (for  $\nabla$  char.),


$$R_o = R_c \parallel R_o \quad (\text{op resistance})$$



find  $V_o = ?$  from above figure  
→ signal component of op voltage

SI) DC Analysis :

(a) Remove all AC



$$-5 + V_D + V_o = 0$$

$$\Rightarrow V_o = 5 - V_D$$

$$\Rightarrow R_L I_D + V_D = 5 \rightarrow (i)$$


(b) Solve iteration to get  $V_D$  &  $I_D$

S2) Find AC diode resistance,  $r_d$ .

$$r_d = \frac{V_T}{I_D} \quad (\text{proved before})$$


S3) Make AC model

- ↳ Replace diode by resistor
- ↳ Keep only AC components (kill DC)




So, from here,  $V_o = \frac{R_L}{R_L + r_d} (0.01\sin\omega t)$   
(voltage divider rule)

☞ COMMON Collector Amplifier :-



It can similarly be modelled, & parameters can be found.

# ★ OPERATIONAL AMPLIFIERS AND CIRCUIT APPLICATIONS




Idea: Amplifier connected to source should be s.t., it makes  $R_s$  immaterial

Considering  $I_{in}$  &  $V_{in}$  at i/p of Amplifier

$$\text{So, } \exists R_{in} = \frac{V_{in}}{I_{in}}$$

So, i/p side looks something like :



✓ If  $R_{in} = 1K\Omega$ ,  $R_s = 100K\Omega$

we have  $V_{in} = \frac{R_{in}}{R_{in} + R_s} V_s \approx 0.01 V_s$  (very small)

So,  $V_{in}$  doesn't depend much on  $V_s$ .  
 So, voltage across  $R_s$  is more, and just getting wasted

✓ If  $R_{in} = 100M\Omega$ ,  $R_s = 100K\Omega$

$$\Rightarrow V_{in} = \frac{100 \times 10^6}{100 \times 10^6 + 100 \times 10^3} V_s$$

$\Rightarrow V_{in} \approx V_s$ . So, effect of  $R_s$  almost ignored  
 $\downarrow$   
 $R_{in} \rightarrow \infty$


View on resistance should be  $\infty$  ( $\rightarrow 0$ ) so that  $\exists$  no drop & load receives full up

Idea Ideal characteristics of an amplifier:


- $R_{in} \rightarrow \infty$
- $R_o \rightarrow 0$
- $A \rightarrow \infty$

gain  $\rightarrow \infty$  so that it can amplify even a very small signal

above cond<sup>ns</sup> are not met by single stage amps




DC cond<sup>n</sup> is established  
 so,  $I_E$  across  $R_{C1}$   
 &  $R_{C2} = \frac{I_E}{2}$  each



∴ If both bases are supplied by same voltage,  $\exists$  equal current,  $i_{c1}$  &  $i_{c2}$  ( $i_{c1} = i_{c2}$ ) along with  $\frac{I_E}{2}$  on both sides.  
 so, current through  $I_E = I_E + 2i_c$

Because current source at emitter is constant, so, it cannot take in  $\rightarrow \frac{I_E}{2} + \frac{I_E}{2} + i_{e1} + i_{e2}$ .

So,  $i_{e1} = i_{e2} = 0$  (no biasing happens)



$$I \Big|_{R_{C1}} = \frac{I_E}{2} + i_c$$


$$I \Big|_{R_{C2}} = \frac{I_E}{2} - i_c$$

$$I \Big|_{\text{current source}} = I_E + i_{e1} - i_{e2}$$

current source at emitter

So, this model will work


- ★ Replacing BJT with MOSFET is better because we can get high input impedance ( $R_{in} \rightarrow \infty$ )  
MOSFET: oxide layer prevents gate current flow across it



- ★ For  $A \rightarrow \infty$  (making gain  $\rightarrow \infty$ ), put multiple stages of amplifiers.
- ★ For  $R_o \rightarrow 0$ , certain o/p char. are changed.

The above model (with MOSFET) is represented  $\rightarrow$

$$(V_1 = V_b/2, V_2 = -V_b/2)$$




Ideal op-amp equivalent circuit.

$A \rightarrow \infty$

→ represents controlled voltage source with value  $A(V_1 - V_2)$


\* Ideally,  $i_1 = i_2 = 0$  (to ensure  $R_{in} \rightarrow \infty$ )



• We placed 2 similar MOSFETS in differential pair config<sup>n</sup>. But, when placed like that,  $\exists$  some offset.

So, some extra offset voltage is req<sup>d</sup> to balance or make both FETs identical

So, basically:



Ideal:  $A \rightarrow \infty, R_o = 0, R_{id} \rightarrow \infty, I_+ = I_- = 0, V_{offset} = 0$   
 op-amp  $V_o = A(V_1 - V_2)$

We are supplying  $V_{CC}$  to op-amp.


So, under NO cond<sup>n</sup>,  $V_o > V_{CC}$   
↳ NEVER

So, for  $A \rightarrow \infty$

$$V_o = A(V_1 - V_2)$$

So, for  $V_o$  to be  $< V_{CC}$ ,  
 $V_1 - V_2 \rightarrow 0$ .

So, in most cases, we take  $V_1 = V_2$   
or  $V_+ = V_-$




**\* OP-AMP**

**Transfer Characteristics**


$A =$  finite (very large value)  
(not infinite)

**\* Open loop configur<sup>n</sup> of Op-Amp.**



Assuming  $A \rightarrow \infty$ 

o/p transfer char :-



For (a), consider ideal op-amp,

 $\exists$  no current at i/p.So,  $V_+ = V_{s1}$  &  $V_- = V_{s2}$ If  $V_{s1} > V_{s2} \rightarrow V_o = A(V_{s1} - V_{s2}) = +ve \text{ satur}^n$  $V_{s1} < V_{s2} \rightarrow V_o = A(V_{s1} - V_{s2}) = -ve \text{ satur}^n$ 

for (b),

$$V_{s2} = 0$$

 $V_{s1} = \text{any value (+ve)}$ 

$$V_o = A(V_{s1}) = +ve \text{ satur}^n$$

for (c)

 $V_{s1} = 0, V_{s2} = \text{any value}$ 


$$\Rightarrow V_o = A(-V_{s2}) = -ve \text{ satur}^n$$

So,

in opm-loop config<sup>n</sup>, op-amp behaves in +ve or -ve satur<sup>n</sup>.

## ★ NON IDEAL OP-AMP.

Equivalent circuit :-



\* When load is connected,  
 $V_o < A V_{id}$

(some drop across  $R_o$ )


\* Op-Amp is said to have 2 types of i/p :

1. Common mode :

$$V_{cm} = \frac{V_1 + V_2}{2}$$


2. Differential mode :

$$V_{id} = V_1 - V_2$$



(Common mode)

(Differential mode)



We can write

$$V_1 = \frac{V_1 + V_2}{2} + \frac{V_1 - V_2}{2}$$

$$V_2 = \frac{V_1 + V_2}{2} - \frac{V_1 - V_2}{2}$$

Idea :- let  $\frac{V_1 + V_2}{2} = x$

$$V_1 - V_2 = y$$

So, Case ① :- Take both inputs =  $2x$

It is a common mode i/p.

Case (2) :- Take inputs as  $y$  &  $-y$ .  
Then, its a differential mode i/p.

(Note :

$$\begin{aligned} v_1 - v_2 &= v_{id} \\ \Rightarrow \frac{v_1 - v_2}{2} &= \frac{v_{id}}{2} \end{aligned}$$

So, by Superpos<sup>n</sup> principle,

Total o/p from amplifier = (o/p)<sup>case (1)</sup> + (o/p)<sup>case (2)</sup>

$$\text{So, } V_o = A_{cm} v_{cm} + A_d v_d$$


↓ very small
↓ very very large

$$\frac{A_d}{A_{cm}} = \text{CMRR (Common mode Rejection ratio)}$$

$$\frac{A_d}{A_{cm}} \rightarrow \infty \text{ (Ideally)}$$

\* OP-AMP with negative feedback :

① Inverting Amplifier :



$$V_o = \left( \frac{R_f}{R_{in}} \right) V_s$$

here,  $v_+ = 0$  (GND).

for ideal case ;  $v_+ = v_- \Rightarrow v_- = 0$

So, current through  $R_1 = \frac{V_s - 0}{R_{in}}$


Now, its ideal op amp  $\Rightarrow i^- = 0$

So, complete current goes through  $R_f$

Now, current through  $R_f = \frac{0 - V_o}{R_f}$

We have  $\therefore \frac{V_s - 0}{R_{in}} = \frac{0 - V_o}{R_f}$  \*

Applic<sup>ns</sup> : ① Current to voltage converter :




KCL :  $I = \frac{0 - V_o}{R_f}$

$\Rightarrow V_o = -IR_f$

So, its something like a current controlled voltage source.

② Summing amplifier :





here,  $V_+ = 0$ . (Grounded)

for ideal,  $V_+ = V_-$   
 $\Rightarrow V_- = 0$

Now, seeing op due to all i/p voltages.

Use: POS (principle of superposition)

So, take only  $V_1$  (rest all voltages grounded)



So,  $V_1 - 0 = 0 - (V_0) \frac{R_1}{R_f}$  due to 1st i/p

$\Rightarrow V_{01} = -R_f \left( \frac{V_1}{R_1} \right)$

$\Rightarrow V_0 = -R_f \left( \frac{V_1}{R_1} + \frac{V_2}{R_2} + \dots + \frac{V_n}{R_n} \right)$

for ideal  
amp,  
 $i_+ = i_- = 0$

$\hookrightarrow$  if  $R_1 = R_2 = \dots = R_n = R_f$   
 $\Rightarrow V_0 = - (V_1 + V_2 + \dots + V_n)$



So, it's like a summing amplifier.  
But, only thing is, it's inverting it  
(-ve sign).

- \* Inverting op-amp : One (or many) i/p on inverting part
- \* Non-inverting op-amp : One (or many) i/p on non-inverting part of op-amp (+ve)
- \* Property of op-amp: It can accept any type of signal  
 $\hookrightarrow$  given a sq. wave i/p  $\rightarrow$  SLEW RATE comes into picture.

EFFECTS OF SLEW RATE


For a sq. wave i/p, amplifier won't be able to rise & fall at the same rate. So, response of op-amp becomes sluggish

\* for an inverting amplifier :-



↓ becomes triangular when freq. of i/p becomes high

### (B) Non-Inverting Amplifier :-




$$V_{out} = \left(1 + \frac{R_f}{R_{in}}\right) \cdot V_{in}$$

for ideal amp,  $i_+ = 0$   
 $\Rightarrow R_2 = 0$  (SC)

$\Rightarrow V_+ = V_{in}$

Also,  $V_+ = V_- \Rightarrow V_- = V_{in}$

So, we have :-




$\Rightarrow \frac{V_{in}}{R_{in}} = \frac{V_o}{R_f + R_{in}}$


$\Rightarrow V_{in} = \left( \frac{R_{in}}{R_f + R_{in}} \right) V_o$

for  $V_o = V_{in}$ ,  
 $R_f \rightarrow 0$  &  $R_{in} \rightarrow \infty$ .


So, we have :-



Applications :- ① Voltage follower :-



## ② Difference Amplifier



$$V_o = \left( \frac{R_F}{R_1} \right) (V_1 - V_2)$$

Seeing its working: POS:

Consider  $V_2$  only  $\Rightarrow V_2 = \text{GND}$ , o/p voltage =  $V_{o1}$   
It behaves as non inverting amplifier

$$\text{Now, } V_{o1} = \left( 1 + \frac{R_F}{R_1} \right) V_+$$

$$= \left( 1 + \frac{R_F}{R_1} \right) \left[ \frac{R_F}{R_F + R_1} \right] \times V_1$$

$\underbrace{\hspace{10em}}_{V_+}$

$$\Rightarrow V_{o1} = \left( \frac{R_F}{R_1} \right) V_1$$

Consider  $V_1$   $\Rightarrow V_1 = \text{GND}$ , o/p voltage =  $V_{o2}$   
 $\downarrow V_+ = 0$


$$V_{o2} = - \left( \frac{R_F}{R_1} \right) V_2$$

Overall voltage =  $V_{o1} + V_{o2}$

$$= \frac{R_F}{R_1} (V_1 - V_2)$$

So, that's how a difference amplifier works. (Amplify" done by adjusting  $R_F$  &  $R_1$ )

## \* Differential i/p differential o/p Amplifier:



$$V_{01} = \left(1 + \frac{R_F}{R_1}\right) V_1$$

$$V_{02} = -\left(1 + \frac{R_F}{R_1}\right) V_2$$

$$\Rightarrow V_0 = V_{01} - V_{02}$$

$$= \left(1 + \frac{R_F}{R_1}\right) (V_1 - V_2)$$

$$\Rightarrow V_0 = \left(1 + \frac{R_F}{R_1}\right) V_{in}$$

$V_{in} = \text{differential i/p} \equiv \text{diff. b/w } V_1 \text{ \& } V_2$

$$V_0 = \left(1 + \frac{R_F}{R_1}\right) V_{in}$$

$$\rightarrow V_{01} - V_{02}$$

$$\rightarrow V_1 - V_2$$

Recap: \* op-amp at its i/p terminal  $\rightarrow R_{in} \rightarrow \infty$

o/p terminal  $\rightarrow R_o \rightarrow 0$


- can operate for DC & AC i/p.
- has low offset
- has very high gain (ideally  $A \rightarrow \infty$ )

hence, it can accomplish various operations.

### ③ Bridge Amplifier


$R \pm \Delta R$  (Transducer)

Difference amplifier



to adjust value of resistance


$$V_0 = (-A V_{REF}) \cdot (\Delta R / 2R)$$



\* 4 arms of wheatstone bridge can be made in bridge amplifier, as shown. Now, for  $\leftarrow$  circuit, we can have very small value of  $V_0$ . This value can be amplified by bridge amplifier.

This makes this amplifier very sensitive.

Now, seeing the bridge amplifier by POS:




$$V_{0+} = - \frac{V_{REF}}{2} \left[ 1 + \frac{R \pm \Delta R}{R} \right]$$

$$\Rightarrow V_{0+} = \frac{V_{ref}}{2} \left[ 2 \pm \frac{\Delta R}{R} \right] \rightarrow \text{①}$$

Note \* The bridge amplifier behaves as a Temp. sensor

Case (2)



$$V_o = - \left( \frac{R + \Delta R}{R} \right) \cdot V_{ref}$$

$$\Rightarrow V_o = - \left( 1 + \frac{\Delta R}{R} \right) V_{ref} \rightarrow (2)$$

Overall,  $V_o = V_{o+} + V_{o-}$


$$= \pm \frac{V_{ref}}{2} \left( \frac{\Delta R}{R} \right) \mp V_{ref} \left( \frac{\Delta R}{R} \right)$$

$$= \text{let } V_{ref} \left( \frac{\Delta R}{R} \right) = \alpha$$


$$= \pm \alpha \mp \alpha$$

$$= \mp \alpha = \mp \frac{V_{ref}}{2} \left( \frac{\Delta R}{R} \right)$$

### (4) Voltage References




Non inverting  
voltage reference.  
(+ve voltage reference)



Inverting voltage  
reference.  
(-ve voltage reference)


Idea: This is used when we want to supply constt voltage.

Zener diode can operate at constt voltage in RB.



So, we use Zener diode in RB mode.  
( $V_z$  stays constant)

## ★ OP-AMP INTEGRATOR



here, we are using a capacitor in circuit.

We know, capacitor blocks DC. So, we use AC source

Now,  $V_+ = \text{GND}$

$\Rightarrow$  for ideal,  $V_- = 0$ .

So,

$$i_1 = \frac{V_{in} - 0}{R} \rightarrow \textcircled{1}$$

By KCL,  $i_1 = -i_2 \rightarrow \textcircled{2}$

Also,


$$i_2 = C \frac{d(V_o - 0)}{dt} \rightarrow \textcircled{3}$$

$$\Rightarrow \frac{V_{in}}{R} = -C \frac{dV_o}{dt} \quad (\text{from (1), (2) \& (3)})$$

$$\Rightarrow V_o = \int ( ) V_{in}$$

''' Circuit acts like an integrator  
 If  $V_{in} = DC$ ,  $\int ( ) V_{in} = 0$   
 ( $\equiv$  ramp)

### \* OP-AMP DIFFERENTIATOR



$$\Rightarrow V_+ = 0 \Rightarrow V_- = 0$$

$$\Rightarrow i_1 = C \left( \frac{d(V_{in} - 0)}{dt} \right) \rightarrow (1)$$

$$\& i_1 = -i_2$$

$$\& \frac{V_o - 0}{R} = i_2$$


$$\Rightarrow C \frac{dV_{in}}{dt} = -\frac{V_o}{R}$$

$$\Rightarrow V_o = ( ) \frac{dV_{in}}{dt}$$

behaves as differentiator.

\* Note :- op-amps can take input with  $R_{in} \rightarrow \infty$  & give o/p with  $R_o \rightarrow 0$ . So, they can be used before any circuit.

Q Given the circuit, show, o/p resistance,  $R_o = 0$




Test-source method

• General procedure to find o/p resistance of any circuit.

Idea: We want to find  $R_o$  when looking from o/p side.


In general, an op-amp will drive some load, say  $R_L$ .

- s1) Find where load is connected. Remove it
- s2) Instead of load, connect a test source,  $V_x$



s3) Now, we want effect of  $V_x$ . So, kill all other sources (Ground them)

If  $V_x$  supplies current  $I_x$ ,  
o/p resistance,  $R_{out} = \frac{V_x}{I_x}$



S4) Since  $i_{p-} = 0$  (Grounded), current sent by op-amp = 0. current ( $i_x$ )

Now, test source that has been applied goes across  $R_f$ . Now, it cannot move further  $\therefore$   
 $\Rightarrow$  no potential difference



$i_x = 0$

$\Rightarrow V_x = i_x (R_f + R_i)$   
 $= 0$


i.e., as soon as an external source was connected, it was pulled to zero.



A short circuit is present over the region

$\Rightarrow$  output resistance = 0

Q Find  $V_o$  of the op-amp circuit :-



It is an inverting adder

\* From circuit, if an ideal op-amp has a -ve feedback, then  $V_+ = V_-$

Here,  $V_+ = 0$

$\Rightarrow V_- = 0 \Rightarrow V_A = 0$

principle of superposition

Now,


$V_1, V_2, V_3$  are 3 simultaneous i/p's

So, analysing each separately using

POS

Case (1): Taking  $V_1$  only

$\Rightarrow$



Now, current through  $33k\Omega = \frac{0.2 - 0}{33k}$


Also, by KCL,  $i$  through  $33k\Omega = i$  through  $68k\Omega$

$$\Rightarrow \frac{0.2 - 0}{33k} = \frac{0 - V_o}{68k}$$

$$\Rightarrow \frac{68k}{33k} (-0.2) = (V_o)_{\text{due to 1}}$$

$$\Rightarrow (V_o)_1 = - \frac{0.2 \times 68}{33}$$

Case (2): Taking  $V_2$  only



On similar lines,

Case (2) :-  $V_{02} = -\left(\frac{0.5}{22}\right) \times 68$

&  $V_{03} = -\frac{0.8}{12} \times 68$


So, overall

$$V_0 = V_{01} + V_{02} + V_{03}$$

$$\Rightarrow V_0 = -\left(\frac{0.2}{33} + \frac{0.5}{22} + \frac{0.8}{12}\right) \times 68 \text{ Volt}$$


Ans

Ex 10 ? what if the i/p<sub>s</sub> are non-inverting?



Idea: Still keep applying POS.

Using only  $V_1$  ?



This is a non inverting op-amp.

$$\begin{aligned}
 \text{So, } \text{o/p} &= \left(1 + \frac{R_f}{R_i}\right) V_+ \\
 &= \left(1 + \frac{68k}{68k}\right) (V_+)_1
 \end{aligned}$$

Now,

$$(V_+)_1 = \frac{22 \parallel 12}{33 + 22 \parallel 12} \times 0.2$$

(Voltage divider)

$$\begin{aligned}
 \Rightarrow V_{o1} &= \left(1 + \frac{68}{68}\right) (V_+)_1 \\
 &= 2 (V_+)_1
 \end{aligned}$$

Case (2) :- Only  $V_2$

$$V_{o2} = 2 (V_+)_2 = 2 \left( \frac{33 \parallel 12}{33 \parallel 12 + 22} \times 0.5 \right)$$

$$\& V_{O3} = 2(V_+)_3 = 2 \left[ \frac{33 \parallel 22}{33 \parallel 22 + 12} \times 0.8 \right]$$

So, totally,


$$V_o = V_{O1} + V_{O2} + V_{O3} \\ = 2(V_+)_1 + 2(V_+)_2 + 2(V_+)_3$$

$$\Rightarrow V_o = 2 \left[ \frac{22 \parallel 12}{33 + 22 \parallel 12} \times 0.2 \right] \\ + 2 \left[ \frac{33 \parallel 12}{33 \parallel 12 + 22} \times 0.5 \right] + 2 \left[ \frac{33 \parallel 22}{33 \parallel 22 + 12} \times 0.8 \right]$$

Ans



Q: What i/p voltage results in an o/p of 2V in the circuit shown? -



Here, Gain =  $-\frac{1M\Omega}{20K\Omega} = -50$


$$\Rightarrow \frac{V_o}{V_i} = -50$$

For  $V_o = 2$ , given

$$\Rightarrow V_i = \frac{-2}{50} = -\frac{1}{25} = -0.04V$$


Ans

Note :



If we have such a configuration, note that potential diff across  $33k\Omega = 0$   
 So, no current flows across  $33k\Omega$   
 $\Rightarrow V_+ = V_1 = 0.2V$

Q Find  $V_2$  &  $V_3$



In this part  $V_i = 0.2V$

Also,  $V_+ = V_- = 0.2$

So,  $V_A = 0.2V$

$\Rightarrow$  o/p = i/p

So, why use this part?


Reason :

It is a unity gain buffer  
 We want o/p to have a very small o/p resistance, which can only be given by op amp.  
 So, high i/p Resistance  $\rightarrow$  low o/p resistance

Inverting op-amp.


$$V_2 = - \left( \frac{200}{20} \right) \times 0.2 = -2 \text{ V.}$$

$$V_3 = \left( 1 + \frac{200}{10} \right) 0.2 = 4.2 \text{ V}$$

Extra: Suppose  $V_i = \text{AC source now}$ .Now, finding  $V_2$  &  $V_3$ .

Previously,  $V_2 = -2 \text{ V}$ . So, amplitude =  $2 \text{ V}$ , but it was inverted in phase by  $180^\circ$ .

So,  $V_2$  becomes  $-2 \sin \omega t$



&  $V_3 = 4.2 \text{ V}$ . So, it becomes  $4.2 \sin \omega t$


Note :- From trigonometry :-

$$\sin 3\omega t = \underbrace{3 \sin \omega t}_{\text{Just give gain of 3 to } \sin \omega t} - \underbrace{4 \sin^3 \omega t}_{\text{multiply } \sin \omega t \text{ by itself \& again by itself.}}$$


$$= 3 \sin \omega t$$

How to make op-amp as a multiplier?

Multiplic<sup>n</sup> of 2 i/p  $\equiv$  Adding log. values of 2 i/p.  
 (∵  $\log(ab) = \log a + \log b$ )



eg



$$\text{KVL: } 5 = V_D + I_D R_L \quad \text{--- } \textcircled{1}$$

$$\& \quad I_D = I_S \left[ \exp\left(\frac{V_D}{V_T}\right) - 1 \right] \quad \text{--- } \textcircled{2}$$

$\rightarrow 10^{-14}$  A, will be given

Idea:


Use method of successive approximation<sup>n</sup>.

i.e., let's say  $V_D = 0.17$  V.

Use this in eq<sup>n</sup> ① to get  $I_D$


Use  $I_D$  in eq<sup>n</sup> ② to get  $V_D$ .

Keep doing this.  
 Idea (as done before) :



If initially I assumed 0.17 & say, its lower than actual value; on the next cycle, I will get a value more than actual (closer to actual). Keep doing (till 3<sup>rd</sup> iteration) to get a closer value to actual — Done.  
 This is final  $V_D$ .

Use this to get  $I_D$ .



Find AC component of voltage across  $R_L$  :-  
 (Note : DC component,  $V_L = I_D R_L$ )


Idea :-

Draw small signal model.

↳ Kill all DC.

↳ Replace diode by its resistor equivalent

↳ resistance = Slope at operating pt.




So, we have

$$R_d = 0.026 \checkmark$$

$I_D$  → from DC analysis

Small signal circuit :-




Now, o/p voltage due to signal,

$$v_o = \frac{R_L}{R_L + R_d} \times (0.001 \sin wt) \checkmark$$

(Voltage divider rule)


eg (3) :-



① See if it's CE, CC or CB Amp.

Idea : Ground DC & see amplifier's  $f_m$  for given signal (short circuit capacitor)

So, we make :-



We find, collector is common terminal here.  
Meaning, it's directly grounded. (No resistor in between).

So, it's CC amplifier.

... continued

# Designing an OP-AMP circuit for Temperature Measurement using RESISTANCE TEMPERATURE DETECTORS (RTD)

★ What is RTD?

- Resistance depends on temperature.
- Temp. coeff  $> 0$  for most metals.
- Metals like gold, platinum etc used

Resistance of RTD varies with temp. linearly:


$$R_T = R_0 [1 + \alpha T]$$

→ Resistance at  $0^\circ\text{C}$ .

- $R_T$ : Resistance of RTD at  $T^\circ\text{C}$ .
- $\alpha$ : temp. coeff. (0.004 - 0.005/ $^\circ\text{C}$ )


This is used in instruments as a temp. detector

★ Suppose I am boiling water



Resistance temperature detector

has a wheatstone bridge arrangement



One of the resistors is replaced with RTD. Now, when Wheatstone bridge is balanced,

$$V_0 = 0$$


When Temp  $\uparrow$ , resistance changes. Hence,  $V_0 \neq 0$  now. This change in voltage is read as resistance.

Now, let the change in o/p voltage =  $\Delta V_o$ .

Idea 3


Feed in  $\Delta V_o$  to a difference amplifier.

Now, o/p can be recorded in temp.



When leads, coming from boiling water, they have some resistance. Now, when joined to wheatstone bridge, matching goes off. So, a 3<sup>rd</sup> resistance lead matched the bridge.

Q



We want to make alarm sys. — alarm gets on when  $T > T_1$ , say.

Normally,  $R_2 = R_3$  &  $R_1 = R_0$ .

Resistance associated with long wires of RTD, it also accommodated.

When  $T \uparrow$ ,  $R_1' = R_1 + X$ ,  $R_0' = R_0 + X$

$R_1 \rightarrow R_1 + X$ . So,  $R_0$  can be changed s.t cond<sup>n</sup> is still maintained.

## Self heating in RTD

$$\Delta T = \frac{P}{P_D} \rightarrow \text{Power Dissip}^n \text{ factor}$$

$P$ : Power dissipation in RTD (W)


$\rightarrow$   $\exists$  some extra heating taking place in RTD. Current flowing through it causes  $i^2R$  heating. The small temp rise is  $\Delta T$

\* In 3 wire RTD, 2 wires are connected across 4th resistor (replacing it). 3rd wire is connected to power supply.


The lead resistances are appropriately connected to compensate change in resistance.

So,

2 wire RTD



3 wire RTD



\*\*\* Q

Design problem:-

Design an on/off water temp. control sys.

o/p = 0-2V

Temp  $\rightarrow$  40-90°C.

RTD PT-100 (3 wire type) is used

Also, an alarm should be caused when  $T = 95^\circ\text{C}$ .


Given :-

$\Delta T = 1^\circ\text{C}$  (Temp  $\uparrow$  due to self heating)

5V power supply is used for Wheatstone bridge.

$P_D = 30\text{ mW}/^\circ\text{C}$ .

Sol<sup>n</sup> :-  
Part A



Idea, we want 0V at  $40^\circ\text{C}$  & 2V at  $90^\circ\text{C}$ .  
So, for  $40^\circ\text{C}$ , I null cond<sup>n</sup> (0V).

Now, find resistance of RTD at  $40^\circ\text{C}$

$$R_T = R_0 (1 + \alpha T)$$

got from the data sheet of product specified.

$$\text{So, } R_{40} = 116 \Omega$$

Now,

$$\Delta T = \frac{P}{P_D} \Rightarrow I = \frac{P}{30} \Rightarrow P = 30\text{ mW}$$

$$\text{Now, } P = I^2 R \Rightarrow 30\text{ mW} = I^2 \times 116$$

$$\Rightarrow I_{R_{40}} = 16.08\text{ mA}$$

$$\& V_{R_{40}} = 16.08 \times 116 = 1.865\text{ V}$$

Also, Now,  $V_{R_{40}} = 1.865 \text{ V}$

& node 4 is at 0 V potential

So, potential at node 3 =  $1.865 \text{ V} = \frac{1}{2} V_{cc}$

For bridge to be balanced,

$$V_1 = V_2 = 1.865.$$


Now, finding resistances:-

By voltage divider rule,

$$\left( \frac{R_1}{R_1 + R_2} \right) 5 \text{ V} = 1.865 \text{ V} \rightarrow \text{D.}$$

Also, across nodes 2 & 3.

$$\frac{V_2 - V_3}{I} = R_3$$



current same across  $R_3$  &  $R_0$

$$\Rightarrow \frac{5 - 1.865}{16.08 \text{ mA}} = R_3$$

$$16.08 \text{ mA}$$

$$\Rightarrow R_3 = 195 \Omega$$


Now, again, for balancing,

$$R_3 = R_2$$

$$\text{So, } R_2 = 195 \Omega$$

Next,  $R_1$  is a potentiometer. So, its resistance can be changed to make it equal to  $R_0$  ( $116 \Omega$ ).

Finally, we now take  $T = 90^\circ \text{C}$  & analyse the circuit:-



Now,  $R_{90} = R_0 (1 + \alpha(90))$   
 $\Rightarrow R_0 = 136 \Omega$

$$\begin{array}{r} 195 \\ - 116 \\ \hline 311 \end{array}$$

Also, as  $R_1$  &  $R_2$  didn't change,  
 So,  $V_1$  remains 1.865V.

A problem now:- We got  $R_2 = R_3 = 195 \Omega$ .  
 $195 \Omega$  is not available. (not a standard resistor)

So, we take  $R_2 = R_3 = 200 \Omega$ .

As we have done this change,  $V_1$  becomes

$$V_1 = 1.835V \left[ \frac{5 \times 116}{1 + 316} \right]$$

$$\& V_3 = 5 \times \frac{136}{336}$$

(336)


↘  $R_1 + R_2$

So,  $V_1 = 1.835V$  &  $V_3 = 2.024V$

Now,  $\exists$  voltage diff. b/w  $V_1$  &  $V_3$ . So,  
 use difference amplifier to amplify this.

(PTO)

$V_3 > V_1$  So, it is an inverting summing



$$\text{So, } V_0 = (V_3 - V_1) \left( \frac{R_2}{R_1} \right)$$

$$V_0 = (0.189) \left( \frac{R_2}{R_1} \right)$$

We want  $V_0 = 2 \text{ V}$  (at  $90^\circ \text{C}$ )

$$\Rightarrow \frac{R_2}{R_1} = \frac{2}{0.189}$$

$$\Rightarrow \frac{R_2}{R_1} = 10.58$$

So, for designing, take  $R_1 = 1 \text{ k}\Omega$  &  $R_2 = 10.58 \text{ k}\Omega$

Next, in b/w  $40^\circ \text{C}$  &  $90^\circ \text{C}$ , RTD shows linear behaviour in its change of resistance  $[R_T = R_0(1 + \alpha T)]$ .

Part - B Designing alarm.

So, at  $95^\circ \text{C}$ ,

$$R_{95} = 138 \Omega \text{ \& } V_1 = 5 \times \frac{116}{316} = 1.835 \text{ V}$$

$$\text{\& } V_3 = 5 \times \frac{138}{338} = 2.041 \text{ V}$$

\* Note: Comparators don't have -ve feedback.


So,  $V_3 - V_1 = 0.2064 \text{ V}$ . (So, changed from 0.189  $\rightarrow$  0.2064)

Now, op amp o/p =  $10.58 \times 0.2064 = 2.184 \text{ V}$ .

When o/p reaches 2.184V (from 2V) we should get bigger sound.

Idea:

Use COMPARATOR.



When  $V_o < V_{\text{ref}}$ ,  $V_+ < V_-$

So, o/p =  $-V_{\text{cc}}$ .

So, buzzer doesn't ring.


When,  $V_o > V_{\text{ref}}$ ,  $V_+ > V_-$

So, o/p =  $+V_{\text{cc}}$ .

Buzzer rings.

## ★ PRACTICAL OPERATIONAL AMPLIFIERS

↳ Open loop gain,  $A$  does not tend to  $\infty$ .



For ideal op-amp,

$$V_o = A_{OL} (V_+ - V_-)$$

↳  $A_{OL} \rightarrow \infty$ ,

So, for  $V_o$  to be finite,  $V_+ = V_-$

Note:  $V_o$  cannot exceed  $V_{CC}$ .

So, if  $V_+ - V_- = 0.0001$

Then,  $V_o = +15 \text{ V } (+V_{CC})$

& if  $V_+ - V_- = -0.0001$

Then,  $V_o = -15 \text{ V } (-V_{CC})$

Now, because gain is still very high, so  $V_+$  is considered very close to  $V_-$

how close? →

I want  $V_o$  to be within  $\pm 15 \text{ V}$  &  $A_{OL} = 10^5$

$$\text{So, } \pm 15 = (V_+ - V_-) \times 10^5$$

$$\Rightarrow V_+ - V_- = \frac{\pm 15}{10^5}$$

So, the diff. that can be taken b/w  $V_+$  &  $V_- = 0.15 \text{ mV}$ .

$$\begin{aligned} \text{Gain in dB} &= 20 \log(A_{OL}) \\ &= 20 \log(10^5) \approx 100 \end{aligned}$$

Puffin

Date \_\_\_\_\_

Page \_\_\_\_\_

\* typically, value of open loop gain is 80-120 dB.

• Input resistance

↳ For differential i/p,  $R_{id}$  (input resistance) → small  
 common mode i/p,  $R_{ic}$  → large.

• Output resistance

Ideally = 0

Practically → finite (but non zero)

• CMRR (Common mode rejection ratio)  
 large but not infinite.

• i/p offset voltage and bias currents

offset: Non zero but typically small values

Ideally: If  $V_{in} = GND = 0$ ,  $\exists$  no o/p.

Practically:  $V_o = \text{finite}$ .

↳ why not ideal?

We assume both differential amplifiers (lying inside OP-AMP) are identical.

But,  $\exists$  some difference. So, even if  $i/p = 0$ ,  $\exists$  some change & we get some o/p.

This is accounted for by OFFSET

Bias currents: We assume  $i_+ = i_- = 0$  (i.e., no current goes to base). But practically, something goes. So, changes behaviour & values.

Now, we saw that we gave  $V_+ = V_- = 0$ .  
We expected  $V_o = 0$ . But we got some  $V_o$ .  
Now, to model that, we add 3 things to ideal amplifier (op-amp)  $\rightarrow i_+, i_- \& V_{os}$

• Slew rate: (SR)

Now, we expect a sinusoidal i/p to give same sinusoidal o/p. (same  $\equiv$  same phase).


Now, practically,  $\therefore \exists$  some active devices in between,  $\therefore$  some delay in the circuit. So, o/p voltage's sinusoid is delayed as compared to i/p.

$$SR = \left( \frac{\Delta V_o}{\Delta t} \right)_{\max} \text{ for a step change in input.}$$


$\rightarrow$  max. time with which signal can change. So, if i/p is supplied with a very high freq, o/p may lag behind the i/p.

Graphically:

Ideal:





Practical:



at interchange from 0 to 1 or 1 to 0.

\* If  $f_p$  freq. is very high,  $\exists$  triangular waveform

\* Non-Ideal OP-AMP Analysis :- (Seeing finite gain)



additional  
i/p resistance  
(Previously  $\rightarrow$  ideally  
was infinite)

Adding  
a dependent  
voltage

Now,

$$V_o = -A V_e + I(R_o) \rightarrow 0 \quad V_s - V_e = V_e - V_o$$

Note: We take  
 $R_{id} \rightarrow \infty$ . So,  
 $I$  across  $R_{id} = 0$ .

$$A_v = \frac{V_o}{V_s} = \left( -\frac{R_1}{R_2} \right) \left( \frac{A\beta}{1+A\beta} \right)$$

Additional  
factor

$$\beta = \frac{R_2}{R_1 + R_2} = \text{Feedback factor}$$

effect of  $R_o$  has been neglected.

In ideal, we get  $A_v = (-R_1/R_2)$ . So, it has changed.

was ideally  
infinite  
Now finite

Open loop gain of  
op-amp

Puffin

Date \_\_\_\_\_  
Page \_\_\_\_\_

• in most practical op-amps,  $A\beta \gg 1$ .

$$\text{So, } A_v \approx -\left(\frac{R_1}{R_2}\right)$$

↳ same as of ideal

In ideal op-amps  $\therefore A\beta \rightarrow \infty$ ,

$$\Rightarrow A_{v, \text{ideal}} = -\frac{R_1}{R_2}$$

So, we can write :-

$$A_v = \frac{V_o}{V_s} = A_{v, \text{ideal}} \left( \frac{A\beta}{1+A\beta} \right)$$

$$\approx A_{v, \text{ideal}} \left( \frac{A\beta}{A\beta} \left( 1 + \frac{1}{A\beta} \right) \right)$$

$$\approx A_{v, \text{ideal}} \left( 1 + \frac{1}{A\beta} \right)$$

↳  $\alpha \gg 1$

$$\Rightarrow A_v \approx A_{v, \text{ideal}} \left( 1 - \frac{1}{\alpha} \right)$$

$$\Rightarrow A_v \approx A_{v, \text{ideal}} \left( 1 - \frac{1}{A\beta} \right)$$

If  $A$  changes,  $A_v$  will change


$$\text{Figure of merit} = \frac{\Delta A_v}{A_v} = \frac{A_{v, \text{ideal}} - A_v}{A_v} = \left( \frac{1}{A\beta} \right)$$

↳ Now we want  $1/A\beta$  as small as possible, so, always choose op-amp with large value of  $A$  (and/or large value of  $\beta$ )


\* In practical op-amps,  $A \approx 10^5$

Ideally,  $\frac{A_v}{A} = 0$ ,  $\therefore A \rightarrow \infty$

\* Non-Ideal OP-AMP : Seeing Input Resistance ( $R_{in}$ )  
Circuit revisited




Inverting op-amp



(Note : had it been an ideal op-amp,  $R_{id} \rightarrow \infty$  (OC) &  $R_o \rightarrow 0$  (SC))

here, for simpler treatment, neglect  $R_o$ .



Finding  $i_p$  resistance :


See it as a 2 port network

Apply source  $\rightarrow V_s$  & measure current  $I_s$

$$\frac{V_s}{I_s} = R_{in}$$


$\rightarrow$   $i_p$  of op-amp

$\rightarrow$   $i_p$  of circuit



For  $i_p$  of op-amp, ignore  $R_o$   
So, current  $I_i$  enters op-amp

Note : We also consider current flowing through  
+ve part of OP-AMP.



Applying KCL at node (1),

$$\Rightarrow I_i = \frac{V_e}{R_{id}} + \frac{V_e - V_o}{R_1}$$

Now, ignoring  $R_o$ ,  $V_o = -A V_e$

$$\Rightarrow I_i = \frac{V_e}{R_{id}} + \frac{V_e - (-A V_e)}{R_1}$$

$$= \frac{V_e}{R_{id}} + \frac{(1+A)V_e}{R_1}$$

$$\Rightarrow I_i = V_e \left[ \frac{1}{R_{id}} + \frac{1+A}{R_1} \right]$$

$$\Rightarrow R_{eq} = \frac{V_e}{I_i} = \left[ \frac{1}{R_{id}} + \frac{1+A}{R_1} \right]^{-1}$$


So,  $R_{in}$  of circuit =  $R_{in}$  of op-amp +  $R_2$

$\Rightarrow R_{in} = R_{eq} + R_2$

$\Rightarrow R_{in} = \left( \frac{1}{R_{id}} + \frac{1+A}{R_1} \right)^{-1} + R_2$

**\* Seeing Output Resistance**

ie, op-amp itself having some resistance, so won't be able to drive a low resistance load.




Test Source Method.

Apply test source at o/p ( $V_x$  & having current  $I_x$ )  
Now, remove  $V_s$  & find  $\frac{V_x}{I_x} = R_o$

**\* DC Offset Voltage,  $V_{os}$**


$\exists$  offset if the 2 transistors are not identical



$V_{os}$  is the DC offset voltage that makes  $V_o \neq 0$ , when  $V_1$  &  $V_2$  are grounded


$\rightarrow$  Adding  $V_{os}$  to non inverting terminal of an otherwise ideal op-amp.

$\rightarrow$   $V_{os}$  can be +ve or -ve depending upon the diff b/w  $V_p$  voltage of 2 transistors



$\rightarrow$  Small change at differential stage gives high change at the end of differential stage (o/p)

eg Construct inverting op-amp using non ideal op-amp



Only diff is, this op-amp has some offset voltage.

Now, find  $V_o$ , if  $R_1 = 1k$ ,  $R_f = 5k$ ,

$$\begin{cases} V_{os} = 1mV \\ V_s = 1V \end{cases}$$

$$V_s = 1V$$

It's like 2 1/2 voltages.

So, use PDS.

Taking  $V_s$  into account

$$V_{o1} = \left( -\frac{5}{1} \right) (1) = -5V.$$

Taking  $V_{os}$  into account

$$V_{o2} = \left( 1 + \frac{5}{1} \right) (1mV) = 6mV.$$

$$\text{So, } V_o = V_{o1} + V_{o2} = -4.994V.$$

Ans

## \* Input Bias Current

Property of gate oxide in the mosfet:

Oxide, very good insulator

Any voltage applied at gate,  $I_{gate} = 0$

Ideally, Resistance of oxide  $\rightarrow \infty$


But, oxide can have some very high values, leading to some value of gate current ( $I_+$  &  $I_-$ )

(Note: For BJT, base currents are higher, so, problem is more than MOSFET)


Now,  $I_+$  &  $I_-$  can vary, so, to model it, we take one current

$$I_{bias} = \frac{(I_+) + (I_-)}{2}$$


As in model 5-



Current sources  $I_+$  &  $I_-$  introduced  
Adding DC offset voltage i.e., seeing all offsets together



## Inserting op-amp with all effects together




The above circuit has 4 sources

↳  $V_{in}, V_{os}, I_+, I_-$


Using POS

① effect of  $V_{os}$



$$V_o = \left(1 + \frac{R_2}{R_1}\right) V_{os}$$

② effect of  $I_+$



$$V_o = \left(1 + \frac{R_2}{R_1}\right) (-I_+ R_B)$$


Current flows in this part.  
 So, it has to have some resistance.  
 let it say, has \$R\_B\$,

current through \$R\_B\$ is in- → dir  
 So, higher potential = 0. So, lower pot.

$$\text{So, } V_+ = -I_+ R_B$$

$$\text{So, } V_o = \left(1 + \frac{R_2}{R_1}\right) V_+$$

3  
effect of  $I_-$



Adding  $R_B$  is not so if it was there before.  
(Although it has no use here)

$V_+ = 0$   
For ideal,  $V_+ = V_-$   
 $\Rightarrow V_- = 0$   
 $\Rightarrow R_1$  is b/w GND & 0V.  
 $\therefore$  Current through  $R_1 = 0$ .  
 $\therefore$  current in  $I_-$  is only coming from feedback.

$\therefore$

$$V_o = I_- R_2$$

(Note:  $V_o$  is at higher potential)

4  
effect of  $V_{in}$

Circuit is ideal, without effects.

$$\therefore V_o(V_{in}) = - \frac{R_2}{R_1} \text{ (same as before)}$$

$$\therefore V_o(\text{total}) = V_o(V_{os}) + V_o(I_+) + V_o(I_-) + V_o(V_{in})$$

Now, in  $V_o$ , effect of  $V_{os}$  cannot be changed. But,  $V_o(I_+) = +ve$   
&  $V_o(I_-) = +ve$ .

$\therefore$   $\exists$  a chance that we can remove effect due to current. For that,  $V_o(I_+) = V_o(I_-)$

i.e :-

$$I_{\text{offset}} = -(I_+ R_B) \left(1 + \frac{R_2}{R_1}\right) + I_- R_2$$

$$= (I_-) R_2 - I_+ R_B \left(\frac{R_1 + R_2}{R_1}\right)$$

Now, if we make  $R_B = \frac{R_1 R_2}{R_1 + R_2} = R_1 \parallel R_2$

$$\Rightarrow I_{\text{offset}} = (I_-) R_2 - I_+ \left(\frac{R_1 R_2}{R_1 + R_2}\right) \left(\frac{R_1 + R_2}{R_1}\right)$$

$$\Rightarrow I_{\text{offset}} = R_2 (I_- - I_+)$$

Now, usually, we take a common value of current (as seen before)  $I_{\text{bias}} = \frac{I_- + I_+}{2}$

$$\text{So, } I_+ = I_-$$

$$\text{So, we get } I_{\text{offset}} = 0$$


Hence, we removed offset due to current.

\* Note: In prev. fig, o/p voltage for inverting op-amp doesn't depend on resistance at non inverting terminal ( $R_B$ ). Now, for ideal op-amps, it's not needed, but for practical op-amps,  $R_B$  can counter bias current effect.

### \* Offset Balancing Network

Idea: Ideally, for 0 i/p, we should get 0 o/p. But, suppose o/p  $\neq 0$ , then the additional  $V_{\text{cc}}$  (connected) will make that o/p = 0.

★ Alter 3




Method ①

Inverting

Figures at bottom highlight the effect. (Circuit is incomplete)

Method ②



Inverting

eg: If in above fig:  $R_a = 90\text{K}$

$R_b = 10\text{K}$


Find: Circuit

$R_c = 1\text{K}$  Pot.

s.t gain = 10


OP-amp has  $V_{os} = +1\text{mV}$   
 $\pm V_{cc} = \pm 15\text{V}$ .

Ans



Now, for getting gain = 10, consider effect of  $V_{os}$  (= 1mV) Now, using pot (1K), change its resistance so that it gives -1mV to cancel its effects

POS : Ground  $V_{in}$  & see



Current across this branch =  $\frac{30V}{1K} = 30mA \rightarrow \text{①}$

Now,  $V_y = -1mV$ , desired  
 $= \frac{10}{100} \times V_x$

$\Rightarrow V_x = -10mV$ , (we need  $V_x = -10mV$  to get  $V_y = -1mV$ )

Now, to get  $V_x = -10mV$

$V_x = (3mA \times R) = 10mV$   
 $\Rightarrow R = 0.3\Omega$

Now,




fig ①

fig ②

fig ③

Previous fig shows that keeping resistor (pot) a little below the middle, can give a -ve value of voltage across potentiometer (wrt ground)

Now, we want voltage across resistor =  $-10\text{ mV}$   
(Vx)

& current going through loop (1) is  $30\text{ mA}$

So, voltage drop across potentiometer is  $(30\text{ mA})R$


Now,

$$(30\text{ mA}) \times R = -10\text{ mV}$$

$$\Rightarrow R = (-0.3\ \Omega)$$

So, go down from middle

Soln :-



If we do this, we get effect due to  $V_{os}$ , removed

Why use capacitor

\* We use BJT in DC condition. Now, if i/p has DC voltage, we need to remove it, otherwise, it interference with DC cond<sup>n</sup>.

# \* FREQUENCY RESPONSE & FREQUENCY COMPENSATION IN OP-AMPS.

\* Note: Consider BJT's

It consists of Blocking capacitors  
Impedance (for capacitance)


$$X_c = \frac{1}{\omega c} \text{ (Reactance)}$$

for lower frequency,  $X_c$  is very high


So, signal has a large drop across capacitor. So, it will block the i/p signal

How to prevent this gain reduction?

(1) Idea: Use direct coupled amplifiers (remove coupling capacitor,  $C_c$ )



(2) Idea: Use differential pair configuration (Biasing is done at  $I$ ). So, I can even give DC, at gate.




Now, as deep is not there in this, so, it has high gain

\* Consider op-amp inverting adder circuit :-

Using DC :-


Circuit as done before.



eg  $V_{s1} = 1V, V_{s2} = 3V.$

$V_o = 4V$ , we get that

Using AC :-



$V_{s1} = 1 \sin \omega t$

$V_{s2} = 3 \sin \omega t$


Now, we don't get

~~$V_o = V_{s1} + V_{s2}$~~

Why?  $\rightarrow$   $\exists$  instantaneous addition, be it AC or DC.

So,  $\exists$  some phase difference when adding  $V_{s1}$  &  $V_{s2}$

# ★ FEEDBACK AMPLIFIERS



$$V_s = \frac{R_f}{R_1 + R_f} V_o$$


$$\Rightarrow \frac{V_o}{V_s} = \frac{R_1 + R_f}{R_1}$$

$$\Rightarrow A_v = \frac{V_o}{V_s} = 1 + \frac{R_f}{R_1}$$

• feedback ..


Fig 1

Note: If  $\beta = 0$  no feedback, applying i/p gives o/p saturated to  $\pm V_{cc}$ .



Sampling: at o/p  
Mixing: at i/p.


↳ Shunt mixing.



$V_s - V_f$   
↳ -ve feedback.

↳ Series mixing.

Representing fig (1) :-



It is: series mixing, shunt sampling  
So, Series Shunt amplifier.

Sampling voltage (across load) & mixing in series (the voltage) } So, gain = A = (V/V)  
It is a VOLTAGE Amplifier \*

Now,  $A_f = \frac{A}{1 + AB}$  (Open loop gain)


feedback gain  $\beta = \frac{R_1}{R_1 + R_f} = \left( \frac{V_f}{V_o} \right)$

So,  $A_{V_f} = \frac{1}{\frac{1}{A} + \beta}$   
for  $A \rightarrow \infty$ .

$\Rightarrow A_{V_f} = \frac{1}{\beta} = \frac{R_1 + R_f}{R_1} = 1 + \frac{R_f}{R_1}$

$\Rightarrow A_{V_f} = 1 + \frac{R_f}{R_1}$  (same as got for non-inverting op-amp)

eg Consider the circuit given below.



Suppose the amplifier suffers from offset & we have:


- $I_+ = I_- = 50 \text{ nA}$
- $V_{os} = -1 \text{ mV}$
- $V_1 = 2 \text{ mV}$
- $V_2 = 20 \text{ mV}$
- $R_f = 100 \text{ k}$
- $R_1 = 10 \text{ k}$

Find:  $V_o$

Clearly the circuit has more than one source. So, use

POS

Taking only  $V_1$



Now,  $V_{o1} = -\left(\frac{R_f}{R_1}\right) V_1$


Taking only  $V_2$

$V_{o2} = \left(1 + \frac{R_f}{R_1}\right) \underbrace{\left(\frac{R_f}{R_1 + R_f}\right)}_{V_+} V_2$

$\Rightarrow V_{o2} = \left(\frac{R_f}{R_1}\right) V_2$

Taking only


$V_{os}$



$$V_o |_{V_{os}} = \left(1 + \frac{R_f}{R_i}\right) V_{os}$$

Taking only

$I$




$$-V_o |_{I} = R_f I$$

lower to higher potential

opposite direction

Taking only

$I_+$



$$V_+ = (-I_+) (R_f || R_i)$$

$$\text{So, } V_o |_{I_+} = \left(1 + \frac{R_f}{R_i}\right) (V_+)$$

dir<sup>n</sup> of current is from lower potential to higher potential. So, its (-ve)

$$\Rightarrow (V_o) \Big|_{I_+} = \left(1 + \frac{R_f}{R_1}\right) (R_1 \parallel R_f) (-I_+)$$

$$I_+ = \frac{R_1 + R_f}{R_1} \left(\frac{R_1 R_f}{R_1 + R_f}\right) (-I_+)$$

$$\Rightarrow V_o \Big|_{I_+} = -R_f I_+$$

So:

$$V_o \Big|_{total} = V_o \Big|_{V_1} + V_o \Big|_{V_2} + V_o \Big|_{V_{os}} + V_o \Big|_{I_-} + V_o \Big|_{I_+}$$

$$\Rightarrow V_o = -\left(\frac{R_f}{R_1}\right) V_1 + \left(\frac{R_f}{R_1}\right) V_2 + \left(1 + \frac{R_f}{R_1}\right) V_{os}$$

$$+ R_f I_- - R_f I_+$$

$$= \frac{R_f}{R_1} (V_2 - V_1) + \left(1 + \frac{R_f}{R_1}\right) V_{os}$$


$$+ R_f (I_- - I_+)$$

## ★ FREQUENCY RESPONSE & FREQUENCY COMPENSATION IN OP-AMPS

What happens to freq. response in OP-Amps?

(1) low freq,  $(X_c = \frac{1}{\omega C}) \Rightarrow X_c$  is very high. So, capacitors blocks all DC.

(2) high freq; device capacitance comes into picture.



What happens in OP-AMP?

Unlike CE Amplifiers, coupling capacitors at its are absent. So, it gives an excellent low freq response.


But, at high freq, the device capacitance is still there. And, no. of poles are more, so, the high freq. response is complex.



Now, consider a single pole.

$$A(j\omega) = \frac{A_{max}}{1 + j\left(\frac{\omega}{\omega_1}\right)}$$

$$|A| = \frac{A_{max}}{\sqrt{1 + \left(\frac{\omega}{\omega_1}\right)^2}}$$




- for  $\omega \ll \omega_1$   
 $|A| = A_{max}$
- for  $\omega = \omega_1$   
 $|A| = A_{max}/\sqrt{2}$
- for  $\omega \gg \omega_1$   
 $|A| = A_{max} \frac{\omega_1}{\omega}$


$A_{max}$  can have a large value.

So, values vary, the vertical axis is plotted in log scale. So, we do  $20 \log |A|$ . Hence, we take dB values.

So,  $|A|_{dB} = 20 \log(|A|)$



\* Bode Plot :  
A linearization of actual plot that you'll get - when you plot gain (dB) vs frequency (rad/sec)



If we plot in log scale

It will always be such that the intersection of the tangents will always be the same line for  $\omega_1$ .

So,  $\omega_1$  is called Pole or Corner Point


Hence, idea of Bode plot is used  $\therefore$  we get the same pole.

Q What is 0 dB/dec ?

Decade means how much span is done on the graph. i.e., going from 1 to 10 or 10 to 100 or 100 to 1000 ...

Now, 0 dB/dec means that the gain remains 0 dB throughout one decade.

★ Now, seeing slope of higher freq. part



Now, we plot bode plot to see or study the poles.

We know that bode plot is an approximation. we do (∴ we take tangents to curves).

Now for finding slope, if we take b/w a & b, we are finding slope in the region which is itself an approximation.

So, we find slope at pts faraway from  $\omega_1$ ,  
So, choose pts. c & d.

Now,

$$\text{eq}^n \text{ of gain, } |A| = \frac{A_{max}}{1 + \left(\frac{\omega}{\omega_1}\right)^2}$$

$$\rightarrow \text{for } \omega \gg \omega_1, |A| = \frac{A_{max} \omega_1}{\omega}$$

So, for high freq part,  $|A| = A_{max} \times \frac{\omega_1}{\omega}$ ,

$$\rightarrow \text{for } \omega \Big|_{\text{pt. c}} = 100\omega_1, \text{ say}$$

$$\Rightarrow |A| = \frac{A_{max}}{100} \rightarrow \text{①}$$

$$|A|_{\text{dB}} = 20 \log \frac{A_{max}}{100} = 20 \log(A_{max}) - 40 \rightarrow \text{②}$$

→ one decade later,  
 $\omega|_{pt d} = 1000 \omega|_{pt c}$

⇒  $|A| = \frac{A_{max}}{1000}$

&  $|A|_{dB} = 20 \log \left( \frac{A_{max}}{1000} \right)$

⇒  $|A|_{dB} = 20 \log(A_{max}) - 60$

From ① & ②,


$(A)_{pt d} - (A)_{pt c}$   
 $= \left( 20 \log(A_{max}) - 60 \right) - \left( 20 \log(A_{max}) - 40 \right)$

⇒ Slope =  $\frac{-20}{1}$  ∴ slope =  $-20 \text{ dB/dec}$  for high freq.

★ Open loop gain, A of OP-AMP

Note :- If the no. of poles increase, the slope keeps on decreasing

eg. :- for 3 poles.



It is visible that the slope is decreasing everytime

Q What is Octave?


In this the span of frequency is TWO  
i.e.,

$\omega_1$        $\omega_2$  . Then,  $\omega_2 = 2\omega_1$ .

(Like in decade)



$\omega_1$        $\omega_2$  ,  $\omega_2 = 10\omega_1$

Why it can be seen that in octave scale,  
The slope for higher freq is -6 dB/dec.



★ For a closed loop circuit,  $|A_{CL}| = \left(\frac{R_2}{R_1}\right)$

So, response is :-




So, with CL, our OP-amp can operate at wider freq. range

Why this reduction? → In CL,  $\exists$  feedback.

So, gain is stabilised but has a lower value.

However,  $\exists$  decrease in gain at higher frequencies.


\* Consider an op-amp s.t. its gain is high until frequency reaches  $\omega_2$  as shown




So,  $\exists$  3 poles.

If the op-amp in fig(A) follows the above characteristic, then, using this op-amp for any applic<sup>n</sup> will show fluctuation at high frequency. So,  $\exists$  defects in the form of poles. We have to correct these defects.

(like, trying to make one pole, instead of 3)



Consider an op-amp satisfying above char.




$$A_f = \left(1 + \frac{R_f}{R_i}\right) = 100$$

$$A_f |_{\text{dB}} = 40 \text{ dB}$$

So, the gain of amplifier should give gain of 40 dB.


from fig (B), if  $\omega > \omega_p$ ,  $A_f$  falls below 40dB

So, CL gain for fig (C) is



∴ no instability in this feedback amplifier. So, CL response is good & stable & can be used

How to compensate instabilities?



Suppose I add an additional pole at lower freq. So, from that point itself, ∴ a fall of -20 dB/dec

Method 1:  
 Called as Dominant Pole Compensation  
 (PTO for details)

clearly, this region experiences only one pole. So, sys. is much more stable now.

$A\beta$ : loop gain.

$$A\beta|_{dB} = 20 \log(A\beta)$$

Note: OL gain =  $\frac{A}{1+A\beta} = \frac{1}{1+\frac{1}{A\beta}}$

If  $A \gg 1$

$$\Rightarrow \text{OL gain} \approx \frac{1}{\beta}$$


$$A\beta|_{dB} = 20 \log(A\beta)$$

$$= 20 \log A - 20 \log\left(\frac{1}{\beta}\right)$$

For us, say  $A \gg 1 \Rightarrow \text{Gain} = \frac{1}{\beta}$

$$\Rightarrow 20 \log\left(\frac{1}{\beta}\right) = 40 \text{ dB}$$

in our problem.  
(Closed loop gain)




$$\text{OL gain} = 20 \log(A)$$

$$\text{CL gain} = 20 \log\left(\frac{1}{\beta}\right)$$

$\omega \rightarrow$  loop gain =  $20 \log(A\beta)$

Note: As freq.  $\uparrow$ , loop gain  $\downarrow$ .

### Dominant pole compensation.




ie, we put an RC circuit s.t its freq. is close to freq. of zero.


The idea is to put a pole at such freq at the decrease in slope that it causes, remains constant until 2nd pole (at  $\omega_2$ ) comes.

### Pole zero compensation.


Idea: Pole causes decrease in slope

Zero causes increase in slope

So, if we put  we get pole.

&  we get zero.


If both poles & zeros are added, net = constant  
So, additional circuit to be added:



The diff is in the value of freq. of pole & zero

$$\omega_c = 1/RC$$

$$\omega_{c1} = 1/(R+R_c)C$$



In this BW, gain is stable & constant.

Considering the idea:




Poles at  $\omega_{c1}, \omega_2, \omega_3, \omega_4$

Zero at  $\omega_{c2}$

So, gain =  $A = A_m \left( 1 + j\frac{\omega}{\omega_{c2}} \right)$

$$\left( 1 + j\frac{\omega}{\omega_{c1}} \right) \left( 1 + j\frac{\omega}{\omega_2} \right) \left( 1 + j\frac{\omega}{\omega_3} \right) \left( 1 + j\frac{\omega}{\omega_4} \right)$$

Now, we want to increase the BW  
 Once  $\omega_{c1}$  comes,  $\exists$  a  $\downarrow$  in gain with slope of  $-20$  dB/dec. When  $\omega_{c2}$  comes  $\exists$   $\uparrow$  in slope to  $0$  dB/dec. When  $\omega_3$  comes  $\downarrow$  to  $-20$  dB/dec.



we want to remove it s.t. our slope remains  $-20$  dB/dec  
 So, put a zero, exactly at  $\omega_2$   
 $(\omega_2 = \omega_{c2})$

As shown in the fig.  
 (Also, from the formula, if  $\omega_2 = \omega_{c2}$  the terms in numerator & denominator cancels out)

Fig 3 = Fig 1 + Fig 2

★ Consider a non-inverting op-amp.





Fig (1)


Idea: we want to see the circuit in the form of A & B to get Af

$$A_f = \frac{A}{1 + A\beta}$$



Shunt-series


Assume op-amp has ol gain = A (ideally  $\rightarrow \infty$ )  
 Seeing equivalent model of op-amp.  
 (Non-ideal)



↳ It's a voltage controlled voltage source

Use this in fig (1) alongwith the circuit

Fig 1) with A & A identified :-



$$\begin{aligned}
 \Rightarrow V_o &= A(V_{id}) \\
 &= A(V_{in} - V_f) \\
 &= A\left(V_{in} - \left(\frac{R_i}{R_i + R_f}\right)V_o\right) \\
 &= AV_{in} - \left(\frac{AR_i}{R_i + R_f}\right)V_o
 \end{aligned}$$

$$\Rightarrow V_o \left[ 1 + \frac{A}{1 + \left(\frac{R_f}{R_i}\right)} \right] = AV_{in}$$

$$\Rightarrow \frac{V_o}{V_{in}} = \left( \frac{A}{1 + \frac{A}{1 + \left(\frac{R_f}{R_i}\right)}} \right)$$

voltage divider  
b/w  $R_f$  &  $R_i$

$$\Rightarrow \frac{R_i}{R_i + R_f} = \frac{1}{1 + \left(\frac{R_f}{R_i}\right)} = \beta$$

$$\Rightarrow \frac{V_o}{V_{in}} = A_f = \frac{A}{1 + A\beta}$$

↳ feedback gain.

Deriving i/p resistance of amplifier with feedback.

If i/p sampling is in series then i/p resistance  $\uparrow$  by a factor of  $(1+AB)$ .

$$= \frac{V_{in}}{I_{in}} = \frac{V_{in}}{I_{in}/R_i}$$

$$R_{if} = R_i(1+AB)$$


resistance  $\uparrow$

If sampling was shunt, o/p resistance  $\downarrow$  by a factor of  $1/(1+AB)$ .

$$R_{of} = \frac{R_o}{1+AB}$$


resistance  $\downarrow$

op-amp before feedback



$$R_i = \frac{V_{in}}{I_{in}}$$

op-amp after feedback



$$R_{if} = \frac{V_{in}}{I_{in}}$$

$$R_{if} = \frac{V_{in}}{I_{in}} = \frac{V_{in}}{V_{id}/R_i}$$

(Note: before,  $V_{in} = V_{id}$   
after f/b,  $V_{in} \neq V_{id}$ )

$$V_{id} = \frac{V_o}{A} \quad (\text{at } \infty \quad V_o = A V_{id})$$

$$\text{Also, } V_o = A_f V_{in} \quad (\text{from feedback})$$

$$\& A_f = \frac{V_o}{V_{in}}$$

$$\Rightarrow V_o = \frac{A}{1+AB} V_{in} \quad (\text{at } \infty \quad A_f = \frac{A}{1+AB})$$

$$V_{id} = \frac{V_o}{A} = \frac{V_{in}}{1+AB}$$



$$\Rightarrow R_{if} = \frac{V_{in}}{I_{in}} = \frac{V_{in}}{V_{id}/R_i}$$

$$= \frac{V_{in}}{V_{in}/(1+AB)} R_i$$

$$\Rightarrow R_{if} = (1+AB) R_i$$

Q. Consider a circuit. Find its op resistance ( $R_o$ )  
Idea: Replace  $R_2$  by voltage source ( $V_x$ ) & current  $I_x$ . Then, short all DC voltage sources. Now,

$$R_o = \frac{V_x}{I_x}$$



$V_{id} = 0$   $\therefore$  potential  
 $V_{+} = V_{-} = 0$ .


$I_x$  flows inside (towards  $R=0$  side instead of  $R_f$ ).  
So,  $R_o = 0$

# § ACTIVE FILTERS

\* Use of active filter:  
It amplifies as well as filters.

↳ a circuit that is capable of removing some freq. from i/p & leaving remaining freqs.

\* function:  
to stop some band and pass some band.



$$TF = T(s) = \text{Gain} = \frac{V_o(s)}{V_i(s)}$$

$$\rightarrow s = \sigma + j\omega$$

↳ for physical freq's

freq. of source  
that we are  
setting


$$T(j\omega) = |T(j\omega)| e^{j\phi(\omega)}$$

↳ both parts of freq.

Why do we see TF of a filter?  
We see freq. response.

• Ideal transmission char.

→ Filter passes (all) the freq. in some range & doesn't pass at all in some range. So, we get a step response.




||ly BPF & BSF

\* Filter Design :

↳ done by using PRACTICAL Transmission char. (no abrupt change)

Consider practical transmission char. of Low pass filter (LPF)



Chebyshev's Filter

(fig 1)

- PB = Pass band
- TB = Trans<sup>n</sup> band
- SB = Stop band.

- Objectives: 1) Reduce TB with  
2) Reduce ripple in PB, SB & monotonically decreasing

So, parameters that guide design:

1.  $A_{max}$  : Should be small
2.  $A_{min}$  : Should be large
3. PB edge  $\omega_p$  : }  $\omega_p, \omega_s$  close to each other
4. SB edge  $\omega_s$  : } other

Transfer fn, general form:

$$TF = T(s) = \frac{a_M s^M + a_{M-1} s^{M-1} + \dots + a_1 s + a_0}{s^N + b_{N-1} s^{N-1} + \dots + b_1 s + b_0}$$

Order of  $s$  in numerator < Order of  $s$  in den.  
i.e.  $M < N$   
 $\rightarrow s = \sigma + j\omega$

Or,

$$T(s) = a^M \prod_{m=1}^M (s - z_m) \prod_{n=1}^N (s - p_n)$$

$\rightarrow z_1, z_2, \dots, z_m$  the zeroes.  
 $\rightarrow p_1, p_2, \dots, p_n$  the poles

expressing it as a factor of poles & zeros

(like  $x^2 + 2x + 1 = (x+1)(x+1)$   
 $x^2 - 3x + 2 = (x-1)(x-2)$ )

$\rightarrow$  Zeros = -1, -1  
 $\rightarrow$  Poles = 1, 2.

\* All complex poles/zeros always occur in conjugate pairs.

Puffin

Date \_\_\_\_\_  
Page \_\_\_\_\_

Now,  $s = \sigma + j\omega$

$\Rightarrow$  Poles & zeros can be real / imaginary

From fig 1, we find, zero's (pts. where magnitude  $= 0$ )

occur on  $(j\omega)$  axis

$\uparrow$   $j\omega$   $\circ$  at  $\infty$

$\circ$   $\omega_{12}$

$\circ$   $\omega_{11}$

$\circ$   $-\omega_{11}$

$\circ$   $-\omega_{12}$

fig (2)

$\therefore \exists$  5 zeros.

Hence, numerator poly.

is given as:-

(not considering at  $\infty$ )

$$= (s - j\omega_{11})(s + j\omega_{11})(s - j\omega_{12})(s + j\omega_{12})$$

$$= (s^2 + \omega_{11}^2)(s^2 + \omega_{12}^2) = (-\omega^2 + \omega_{11}^2)(-\omega^2 + \omega_{12}^2)$$

From fig 1, seeing poles.

$\rightarrow$  For  $s = j\omega$ ,  
(in terms of physical frequency)  
 $\rightarrow$  O/P = TF = 0.

No. of zeros = 5.  $\therefore$  poles can

be 5 or more. For simplicity, take 5.


$\Rightarrow$  Denominator poly:

$$s^5 + b_4 s^4 + b_3 s^3 + b_2 s^2 + b_1 s + b_0$$

Till now we have got


$$TF = \frac{a_4 (s^2 + \omega_{p1}^2) (s^2 + \omega_{p2}^2)}{s^5 + b_4 s^4 + b_3 s^3 + b_2 s^2 + b_1 s + b_0}$$

So, from fig 1 also, the PB side is



Now, for 5 poles  $\Rightarrow$  (5 real)  
or (2 complex conjugate pairs)  
+ 1 real

So, poles can be



- \* Note :
- ✓ Stable networks have poles on left of imaginary axis.
  - ✓ poles on imaginary axis indicates undamped sinusoidal o/p
  - ✓ Poles on -ve real axis indicates damped exponential response.

Seen in

Bulbworth

If we see the bode plot, every pole reduces response with slope (-20 dB/dec). Now, if we can make all poles to come at one freq, response comes down, multiply, just as ideal.

from fig (1)

→ we note value of  $A_{max}$ ,  $A_{min}$ ,  $\omega_H$  &  $\omega_L$  to make any filter's freq. response

Now, finding denominator polynomial of order 5 or more.

\* Note:


consider 5 poles

Any pole on  $j\omega$  axis  $\Rightarrow$  sustained oscill<sup>n</sup>

Any pole on real axis  $\Rightarrow$  exponential decay

So, our 5 poles = 2 complex conjugates + 1 real pole

So, our final model for fig(1) = fig(2) + fig(3)




eg. A 2nd order filter has 2 poles at  $-\frac{1}{2} \pm j\frac{\sqrt{3}}{2}$

Transmission zero at  $\omega = 2$  rad/s & unity at  $\omega = 0$ .

Find TF

Idea: Draw  $j\omega$  axis &  $\sigma$  axis & plot cond<sup>n</sup>



So, numerator poly:

$$(s - z_1)(s - z_2)$$

$$\begin{cases} z_1 = j2 \\ z_2 = -j2 \end{cases}$$

$$= (s - j2)(s + j2)$$

$$= (s^2 + 4)$$

So,  $TF = \frac{\text{num}}{\text{den}} = \frac{s^2 + 4}{( )}$

Denominator poly:  $(s - p_1)(s - p_2)$

$$\begin{cases} p_1 = -\frac{1}{2} + j\frac{\sqrt{3}}{2} \\ p_2 = -\frac{1}{2} - j\frac{\sqrt{3}}{2} \end{cases}$$

$$= \left(s + \frac{1}{2} - j\frac{\sqrt{3}}{2}\right) \left(s + \frac{1}{2} + j\frac{\sqrt{3}}{2}\right)$$


$$= \left(\left(s + \frac{1}{2}\right) - j\frac{\sqrt{3}}{2}\right) \left(\left(s + \frac{1}{2}\right) + j\frac{\sqrt{3}}{2}\right)$$

$$\Rightarrow \text{Den. poly} = \left(s + \frac{1}{2}\right)^2 + \frac{3}{4}$$

So,  $TF = \frac{s^2 + 4}{\left(s + \frac{1}{2}\right)^2 + \frac{3}{4}} = \left(\frac{s^2 + 4}{s^2 + s + 1}\right) (k)$

always keep this factor as the TF need not be normalised!

\* Monotonically decreasing  $\Rightarrow$  continuously decreasing.  
 $\exists$  no question of coming up.



Now, we know, Transmission = 1 at  $\omega = 0$

$$\Rightarrow T(0) = \frac{k(0+4)}{(0+0+1)}$$

$$\Rightarrow 4k = 1$$

$$\Rightarrow k = 1/4$$

$$\Rightarrow TF = \left(\frac{1}{4}\right) \left(\frac{s^2+4}{s^2+s+1}\right) \quad \text{Ans}$$

## \* MAXIMALLY FLAT RESPONSE - Butterworth Filters.

$\rightarrow \infty$  we define  $\omega_c$  (cut off freq) so, we are close to ideal Pass band area. So, that part (at ideal) is flat.

\* Note: We want monotonically decreasing graph. So, there should NEVER be finite zeros. ( $\infty$  with finite zero, it'll come to 0, then go up.)  
 So,  $TF = \frac{k}{( ) + ( ) \dots}$


$$\text{So, } H(s) = \frac{K}{s^N + b_{N-1}s^{N-1} + \dots + b_1s + b_0}$$

In some special cases I can express  $\rightarrow$  Normalized maximally flat response:

$$\frac{s^N + b_{N-1}s^{N-1} + \dots + b_0}{\sqrt{1 + \epsilon^2 \left(\frac{\omega}{\omega_c}\right)^{2N}}} \quad |H(j\omega)| = \sqrt{\frac{1}{1 + \epsilon^2 \left(\frac{\omega}{\omega_c}\right)^{2N}}}$$

At corner freq  $\Rightarrow \omega = \omega_c$

$$\Rightarrow |H(j\omega)| = \text{Magnitude} = \frac{1}{\sqrt{1+\epsilon^2}} = |A|_{\text{max}}$$



$$\text{Magnitude} \text{ dB} = 20 \log \left[ \frac{1}{\sqrt{1+\epsilon^2}} \right]$$

$$= -20 \log \sqrt{1+\epsilon^2}$$

$\hookrightarrow \epsilon$ : Max. deviation in PB.

$$\epsilon = \sqrt{10^{(A_{\text{max}}/10)} - 1}$$


At edge of SB,  $\omega = \omega_s$


$$A(\omega_s) = 20 \log \frac{1}{\sqrt{1 + \epsilon^2 \left(\frac{\omega_s}{\omega_c}\right)^{2N}}}$$

$$\Rightarrow A(\omega_s) = -10 \log \left[ 1 + \epsilon^2 \left(\frac{\omega_s}{\omega_c}\right)^{2N} \right]$$

Now, seeing for  $\omega_s$  is close to  $\omega_c$ .

$$\Rightarrow |A(\omega_s)| = 10 \log \left[ 1 + \epsilon^2 \left(\frac{\omega_s}{\omega_c}\right)^{2N} \right]$$





For dB

At  $\omega_c : |A_{max}| = -20 \log \sqrt{1+\epsilon^2}$

At  $\omega_s : |A_{min}| = -10 \log [1+\epsilon^2(\frac{\omega_s}{\omega_c})^{2N}]$

\* lower order  $\rightarrow$  less ideality

\* Value of  $\epsilon$  : can vary on design

ex-8 Design a filter:

$\omega_c = 1, \epsilon = 1$ , given

$$\Rightarrow |H(j\omega)| = \frac{1}{\sqrt{1+\epsilon^2(\frac{\omega}{\omega_c})^{2N}}}$$

$$|H(j\omega)| = \frac{1}{\sqrt{1+(\omega)^{2N}}} \Rightarrow |H(j\omega)|^2 = \frac{1}{1+(\omega)^{2N}}$$

$$\Rightarrow \underbrace{H(s)H(-s)} = \frac{1}{1+\omega^{2N}} = \frac{1}{1+(s/j)^{2N}}$$

$\circ \circ a + a^* = |a|^2$

Finding poles:-

$$1 + (s/j)^{2N} = 0$$

$$\Rightarrow (-1)^N s^{2N} + 1 = 0$$

Case (i) :-  $N = \text{even}$

$$s^{2N} = -1 = e^{j(2k-1)\pi}$$

So,  $2N$  roots for  $E$

$$p_k = \exp\left(j \frac{2k-1}{2N} \pi\right) = \exp(j\theta_k)$$

$$\rightarrow k=1, 2, \dots, 2N$$

Case (2) :-  $N = \text{odd}$ ,  
 $s^{2N} = 1 = e^{j(2k)\pi}$

Here also,  $\exists 2N$  roots for  $s$  :-

$$p_k = \exp\left(j \frac{k}{N} \pi\right) = \exp(j\theta)$$

$$\rightarrow k=0, 1, 2, \dots, (2N-1)$$

So,

$$TF = |H(s)| =$$

$N = \text{even}$ .

$$\prod_{k=1}^{N/2} (s^2 + 2s \cos \theta_k + 1)$$

$$\rightarrow \theta_k = \frac{(2k-1)}{2N} \pi$$

$$\& TF = |H(s)| =$$

$N = \text{odd}$

$$(s+1) \prod_{k=1}^{(N-1)/2} (s^2 + 2s \cos \theta_k + 1)$$

$$\rightarrow \theta_k = \frac{k}{N} \pi$$

1st order filter,

3rd order filter, ....

$\rightarrow$  Note: We had

$$H(s) \cdot H(-s) = \frac{1}{1 + (s/j)^{2N}}$$

So,  $|H(s)|^2$  has a polynomial of order  $2N$

So,  $H(s)$  has an order of  $N$ .

eg: If  $N=1$ , given. Find TF  
 $\Rightarrow$  1st order filter:

$$\Rightarrow \text{Use } H(s) = \frac{1}{(s+1) \prod_{k=1}^{N-1/2} (s^2 + 2s \cos \theta_k + 1)}$$

$$\Rightarrow H(s) = \frac{1}{s+1} \quad \checkmark$$

If  $N=2$

$\Rightarrow$  2nd order filter

$$H(s) = \frac{1}{\prod_{k=1}^{N/2} (s^2 + 2s \cos \theta_k + 1)}$$

$$= \frac{1}{s^2 + 2s \cos \theta + 1}$$

$$\hookrightarrow \theta = \pi/4$$

$$\Rightarrow H(s) = \frac{1}{s^2 + \sqrt{2}s + 1}$$

If  $N=3$

$$H(s) = \frac{1}{(s+1)(s^2 + s + 1)}$$

\* If we design for any other  $\omega_c$  ( $\omega_c \neq 1$ )  
 simply replace  $s \rightarrow \frac{s}{\omega_c}$  in every

formula (Thumb rule for solving)

$$\text{eg: } H(s) = \frac{1}{s+1}; \omega_c=1, N=1$$

$$\text{then, } H(s) = \frac{1}{(s/10)+1}; \omega_c=10, N=1$$

Normally, we'll take  $\epsilon = 1$ . For case with  $\epsilon \neq 1$ ,  $p_k$  will be multiplied with  $\epsilon^{1/N}$ .

$\epsilon = 1$

So, for  $\omega_c \neq 1$ ,  $N=2$

$$H(s) = \frac{1}{s^2 + \sqrt{2}s + 1} \quad \rightarrow \quad \frac{1}{\sqrt{\left(\frac{s}{\omega_c}\right)^2 + \sqrt{2}\left(\frac{s}{\omega_c}\right) + 1}}$$

$$H(s) = \frac{\omega_c^2}{s^2 + \sqrt{2}\omega_c s + \omega_c^2}$$

$$H(s) = \frac{\omega_c^2}{s^2 + \omega_c s + \omega_c^2} \quad \rightarrow \textcircled{1}$$

$$\rightarrow \textcircled{Q} = \frac{1}{\sqrt{2}} \rightarrow \text{for Butterworth}$$


$Q =$  Quality factor of poles

eq<sup>n</sup>  $\textcircled{1}$  is quadratic in  $s$ .  
 $\rightarrow$  So, sol<sup>n</sup>:

$$P_1, P_2 = \frac{-\omega_c \pm \sqrt{\omega_c^2 \left(1 - \frac{1}{4Q^2}\right)}}{2Q}$$

$\rightarrow Q > 0.5 \Rightarrow$  complex roots

- $\rightarrow$  Varying  $\omega_c$  changes pole distance from origin.
- $\rightarrow$  Decreasing  $Q$  makes poles come closer & vice versa along semicircle.
- $\rightarrow$  When  $Q = 0.5$ , poles meet at -ve real axis.



Filter type	Q
Butterworth	0.707
Chebyshev	> 0.707
Bessel's	< 0.707

## \* FILTER TRANSFORMATION TECHNIQUE

Converting from LP to  $\rightarrow$  Substitute  $s$  (in  $H(s)$ ) to

HP  $\rightarrow \omega_c/s$

BP  $\rightarrow [s^2 + \omega_H \omega_L] / [s(\omega_H - \omega_L)]$

BS  $\rightarrow s(\omega_H - \omega_L) / [s^2 + \omega_H \omega_L]$

$\rightarrow$  Idea: H-P filter is opposite of LP filter.

So,  $s \rightarrow \frac{1}{s}$  or  $s \rightarrow \frac{\omega_c}{s}$

Why, BS is opposite of BP filter

$s \rightarrow \left( \frac{s + \omega_H \omega_L}{s(\omega_H - \omega_L)} \right)$  So, for BS  
 $\rightarrow \frac{1}{k}$   
 "R, say



## ★ Designing a filter


- S1) Choose cut off freq,  $f_H$
- S2) Choose capacitance  $C$  (usually  $0.001$  to  $1 \mu F$ )
- S3) Estimate req<sup>d</sup> value of  $R$ .
- S4) PB gain is decided by  $\frac{R_F}{R_I}$

HW .

- ① Design a LPF with cut off freq of  $15.9$  kHz & PB gain =  $1.5$ .  
Use 1st order Butterworth filter design

Analysing RC circuit

Draw a circuit



$$V_A = \left( \frac{X_C}{R + X_C} \right) V_{in}$$

$$V_A = \left( \frac{1}{j\omega C} \right) \frac{V_{in}}{R + \left( \frac{1}{j\omega C} \right)}$$

$$\Rightarrow V_A = \frac{V_{in}}{1 + j2\pi f RC} = \frac{V_{in}}{1 + j\omega RC}$$

$$\text{let } 1/RC = \omega_c$$

$$\Rightarrow V_A = \frac{V_{in}}{1 + \frac{j\omega}{\omega_c}} = \frac{1}{1 + (s/\omega_c)} = \text{eqn of 1st order TF}$$

Now, Finding HS.

$$\frac{V_o}{V_{in}} = \left( \frac{V_o}{V_A} \right) \left( \frac{V_A}{V_{in}} \right)$$

$$\left( 1 + \frac{R_f}{R_i} \right)$$

$$\Rightarrow \frac{V_o}{V_{in}} = \frac{\left( 1 + \frac{R_f}{R_i} \right)}{\left( 1 + j/\omega_c \right)} \quad \text{Actual TF}$$

Finding magnitude of TF :-

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_f}{\sqrt{1 + (\omega/\omega_c)^2}} \quad \text{or} \quad \frac{A_f}{\sqrt{1 + (f/f_H)^2}}$$

Finding angle  $\phi$  :-

$$\phi = -\tan^{-1} \left( \frac{f}{f_H} \right)$$

↳ we write  $f_H$  for LPF,  $\because$  that's the only cut off freq. we have  
( $\omega_c = \omega_H$ )

$$f_H = \frac{\omega_H}{2\pi} = \frac{1/RC}{2\pi}$$

$$f_H = \frac{1}{2\pi RC}$$

From (1),

✓ At  $f = 0$

$$\left| \frac{V_o}{V_{in}} \right| \rightarrow A_f$$


✓ At  $f = f_H$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_f}{\sqrt{2}} \quad (\text{3 dB below } A_f)$$


✓ At  $f \gg f_H$

$$\left| \frac{V_o}{V_{in}} \right| \approx \frac{A_f}{\sqrt{f/f_H}} \approx \frac{A_f f_H}{f}$$

So, when  $f \uparrow$ ,  $|A| \downarrow$  (Hyperbolic decrease  $f$ )



### 2nd Order LP Butterworth filter :-



Use KVL & KCL to solve this.


After solving & getting TF, comparing with std TF,

$$\omega_c^2 = \frac{1}{R_2 R_3 C_2 C_3} = \omega_H^2$$

$$\Rightarrow f_H = \frac{1}{2\pi \sqrt{R_2 R_3 C_2 C_3}}$$

And,  $\frac{V_o}{V_{in}} = \left[ \frac{V_o}{V_{in}} \right] \angle \phi$   
 mag. phase

$$\text{So, } \left| \frac{V_o}{V_{in}} \right| = \frac{A_v}{\sqrt{1 + \left( \frac{f}{f_H} \right)^2}} \quad \begin{matrix} \text{? 2 poles} \\ \Rightarrow \text{slope} = -40 \text{ dB/dec} \end{matrix}$$



★ Design steps for designing 2nd order filter.

- S1) Choose cut off freq  $f_H$ .
- S2) Simplify by choosing  $R_2 = R_3 = R$ ,  $C_2 = C_3 = C$ .
- S3) Choose  $C$  in the range  $0.001 \mu\text{F}$  to  $1 \mu\text{F}$ .

$$\text{So, } f_H = \frac{1}{2\pi \sqrt{R_2 R_3 C_2 C_3}} \rightarrow \frac{1}{2\pi RC}$$

eg, say design LPF, with  $f_H = 10 \text{ kHz}$

$$\text{So, } (10 \times 10^3) = \frac{1}{2\pi RC}$$

$$\hookrightarrow \text{if } C = 1 \mu\text{F}$$

$$\Rightarrow (10 \times 10^3) = \frac{1}{2\pi R (1 \mu\text{F})}$$

We can find  $R$  and give that value to  $R_2$  &  $R_3$ .

Derive TF (actual) 2nd order :-

$$\frac{V_o}{V_{in}} = \frac{A_f}{s^2 + \frac{(R_3 C_3 + R_2 C_3 + R_2 C_2 - A_f R_2 C_2)}{R_2 R_3 C_2 C_3} s + \frac{1}{R_2 R_3 C_2 C_3}}$$

$$\left( = \frac{\omega_c^2}{s^2 + \frac{\omega_c}{Q} s + \omega_c^2} \equiv \frac{\omega_c^2}{s^2 + \sqrt{2} \omega_c s + \omega_c^2} \right)$$

∴  $R_2 = R_3 = R$  ;  $C_2 = C_3 = C$ , say.  
Seeing coeff. of  $s$  in denominator

$$\frac{RC + RC + RC - A_f RC}{R^2 C^2} = \frac{3RC - A_f RC}{(RC)^2} = \frac{3 - A_f}{RC}$$

So,  $\frac{3 - A_f}{RC} = \frac{\omega_c}{Q}$  in Butterworth design.

&  $\omega_c = \frac{1}{RC}$  &  $\frac{\omega_c}{Q} = \sqrt{2} \omega_c$

∴  $Q = \frac{1}{3 - A_f}$  ∴  $Q = \frac{1}{\sqrt{2}}$

∴  $3 - A_f = \sqrt{2}$

∴  $3 - A_f = 1.414$

∴  $A_f = 1.586$

∴ Std. gain that must be adopted for Butterworth filters

We saw  $A_f = 1.586$   
 For our design,  $A_f = \frac{V_o}{V_{in}} = 1 + \frac{R_f}{R_1}$

$$\Rightarrow \frac{R_f}{R_1} = 0.586$$


So if we take  $R_f = 5.86 \text{ k}\Omega$   
 &  $R_1 = 10 \text{ k}\Omega$

We can get  $\frac{R_f}{R_1} = 0.586$

Notes


2nd order

LPE



2nd order

HPF



$$f_H \text{ or } f_c = \frac{1}{2\pi RC} \text{ or } \frac{1}{2\pi\sqrt{R_2 R_3 C_2 C_3}}$$

$$A_f = 1 + \frac{R_f}{R_1} = 1.586$$

$$\frac{V_o}{V_{in}} = \frac{R_1}{A_f \sqrt{1 + (f/f_H)^4}}$$


(For 1st ord,  $\frac{V_o}{V_{in}} = \frac{A_f}{\sqrt{1 + (f/f_H)^2}}$ )

$$f \text{ or } f_c = \frac{1}{2\pi\sqrt{R_2 R_3 C_2 C_3}} = \frac{1}{2\pi RC}$$

$$A_f = 1 + \frac{R_f}{R_1} \left| \frac{V_o}{V_{in}} \right| = \frac{A_f}{\sqrt{1 + (f/f_L)^4}}$$

(For 1st ord,  $\frac{V_o}{V_{in}} = \frac{A_f (f/f_L)}{\sqrt{1 + (f/f_L)^2}}$ )

2nd Order BPF (Narrow)



$$A_f = \frac{R_f}{2R_1} < 2Q^2, \quad R_2' = R_2 \left( \frac{f_c}{f_c'} \right)^2$$

$$R_1 = \frac{Q}{2\pi f_c C A_f}$$

$$R_2 = \frac{Q}{2\pi f_c C (2Q^2 - A_f)}$$

$$R_f = \frac{Q}{\pi f_c C}$$

For wide BPF,



$$Q = \frac{f_c}{f_H - f_L}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{A_{f, total} (f/f_L)}{\sqrt{(1 + f/f_L)^2 (1 + f/f_H)^2}}$$


# PRECISION RECTIFIER

\* Note: Every diode has some value of cut-in voltage that's reqd to run it ( $V_D$ ). Diode can conduct only when the voltage across it is more than  $V_D$ .

## HALF WAVE



Consider a Super diode



It's not completely half wave rectifier. So, we need precision


↳ Analysing ?

- Cases (1)  $V_i = 0 \Rightarrow V_+ = V_- = 0 \Rightarrow V_A = 0 \Rightarrow V_o = 0$   
 (2)  $V_i > 0 \Rightarrow V_+ = V_- > 0 \Rightarrow V_A > 0 \Rightarrow$  current

no current flow


If  $V_{diode} = 0.7$  &  
 $V_A = V_i$  Then, we  
 say  $V_o = V_i + 0.7$

flows across R.  
 where does current come from? → It comes from diode.



③  $V_i < 0$

$\Rightarrow V_+ = V_- < 0 \Rightarrow V_A < 0 \Rightarrow$  GND at higher potential. So, current flows towards diode (tries to flow). Diode blocks so,  $\exists$  no current through resistor



$\rightarrow$  op-amp is driven in satur<sup>n</sup> mode.

here,  $V_{id} = V_+ - V_- = -ve$ .

$$\Delta V_{o1} = A V_{id} = \infty (-ve) = -\infty$$

So, op-amp will go to satur<sup>n</sup>.


$$\text{Ans} = -V_{cc} = -12 \text{ V}$$

Including cases (2) & (3)

$\Rightarrow$  i/p = +ve, o/p = +ve

i/p = -ve, o/p = 0



So, its a COMPLETE half wave rectifier




Drawback :

Driving op-amp in satur<sup>n</sup> for one half cycle

Transfer char. :



Now, we try giving feedback in such a way that op-amp has feedback at all times (never enters satur<sup>n</sup>)  $\rightarrow V_i > 0$  or  $V_i < 0$ .



Circuit 1

$\rightarrow V_i > 0 \Rightarrow$  current goes through  $D_1$  using that feedback

$V_i < 0 \Rightarrow$  current goes through  $R_2$ . So, that feedback is used

Note :  $\infty \in \exists$  feedback  $V_+$  should be equal to  $V_-$ .  
(won't happen when  $\times$  feedback)  $\Rightarrow V_+ = V_- = 0$ .

## Arguments on Circuit 1

①  $V_- = 0$

( $\because V_+ = V_-$  at all times, as  $\exists$  feedback)

②  $V_i > 0$

Current doesn't flow through  $R_2$   
( $\because D_2$  stops it)

Current flows only through  $D_1$

Also,  $V_- = 0$  & We have GND near  $R_1$ , so, no current flows across  $R_2$ .

So,  $V_o \approx 0$




$\Rightarrow V_i > 0 \Rightarrow V_o = 0$

③  $V_i < 0$

Now, current flows across  $R_2, D_2$   
( $D_1$  is inactive)

As current is flowing into op-amp from  $D_2$  &  $V_- = 0 \Rightarrow V_A$  will be at a lower potential

$V_i$  follows  $V_o$



\* Above circuit is of a Precision rectifier  $\rightarrow$  i.e., it shows op at the same instant as i/p comes.

# ☆ FULL WAVE

\* Full wave precision rectifiers can be implemented in 2 ways.



① Clipping two half half wave rectifiers.

Idea: Take one half cycle <sup>①</sup> and add an out of phase ( $180^\circ$ ) sine wave with it. This will give the other +ve half <sup>②</sup> cycle <sup>③</sup>.


Now, adding ① + ③ gives a fully rectified output <sup>④</sup>.



+



Adding ① + ③




+ve half wave  
rectifier

+

Summer +  
complete sine wave  
(out of phase  $180^\circ$ )

## ★ MULTIPLICATION

Idea :- Multiplic<sup>n</sup> in log = sum in algebra  
So, configure op-amp to do logarithmic oper<sup>n</sup>. Then, we'll sum the logarithmic outputs



Diode eq<sup>n</sup> :-

$$i_D = I_s \left[ \exp\left(\frac{V_D}{V_T}\right) - 1 \right]$$

$$\Rightarrow i_D \approx I_s \exp\left(\frac{V_D}{V_T}\right)$$

$$\Rightarrow \frac{V_i - 0}{R} \approx I_s \exp\left(\frac{V_D}{V_T}\right)$$

$$\Rightarrow \frac{V_i}{R} = I_s \exp\left(\frac{V_D}{V_T}\right)$$

$$\Rightarrow \ln\left(\frac{V_i}{I_s R}\right) = \ln\left(\exp\left(\frac{V_D}{V_T}\right)\right)$$

$$\Rightarrow \ln\left(\frac{V_i}{I_s R}\right) = \frac{V_D}{V_T} \rightarrow -V_o$$


$$\Rightarrow -V_o = V_T \ln\left(\frac{V_i}{I_s R}\right) \rightarrow \text{Eq<sup>n</sup> (1)}$$

As  $I_s$  &  $R$  are constants

$$\Rightarrow V_o \equiv (\ ) \ln(V_i)$$

$\therefore$  we get logarithmic rel<sup>n</sup>

So, we have  $(k_1)$  → Appropriate Scaling




The block of log Amp. is basically a setup which removes all the constants from eq<sup>n</sup> (1) (Prev. page)  
 So, we should have

$V_o = \ln(V_i)$  → manage the constants.

Now, once we do that, pass my circuit through Anti-Log Amp. with proper scaling to give

$e^{\ln(V_1 V_2)} = V_1 V_2 \Rightarrow \text{Multiplic}^n \text{ realized.}$

★ Note :-



eg consider two signals:

$V_1 = \sin \omega_1 t$   
 $V_2 = \sin \omega_2 t$


We can now do  $V_1 \cdot V_2$  (If  $\omega_1 = \omega_2 \rightarrow$  we have  $V_o = \sin^2 \omega t$ )

### eg ① Frequency multiplier

Suppose i/p =  $\sin \omega t$   
we want o/p =  $\sin 2\omega t$

Idea:  $\sin 2\theta = 2 \sin \theta \cos \theta$   
 $= 2 \sin \theta \sqrt{1 - \sin^2 \theta}$

let  $V_1 = \sin \theta$



- ① ✓ Power 1/2. → log + antilog
- ② ✓  $\sin \theta \times \sin \theta$  → multiplier
- ③ ✓  $1 - \sin^2 \theta$  → subtractor
- ④ ✓ Use ① in ③

### eg ② Frequency tripler


i/p =  $V_1 = \cos \theta$

Make o/p =  $V_0 = \cos 3\theta$

Idea:


$\cos 3\theta = 4 \cos^3 \theta - 3 \cos \theta$

$4 \times \cos \theta \times \cos \theta \times \cos \theta - 3 \times \cos \theta$   
 multipliers                      subtractor                      multiplier




eg 4 Implement  $\sqrt{1 - \sin^2 \theta}$   
let

$$V_1 = \sin \theta, V_2 = 1$$



(Similar logic can be used to implement anything)

★ Basic Schematic for Multiplier :



$$V_o = V_x V_y V_{ref}$$

$V_{ref}$  : a constt factor can be scaled & removed

\* Basically:

Node (or its equivalent) comes in:

feedback : logarithmic amplifier  
input : anti-log amplifier

\* Note: Implementation of

- Summer or adder : Summing amplifier  
(Application of Inverting op-amp)
- Subtractor : Difference amplifier  
(Applic<sup>n</sup> of non-inverting op-amp)

\* Types of multipliers:

1) One quadrant multiplier :  $V_x > 0, V_y > 0$

2) Two quadrant multiplier :  $V_x = 0, > 0, < 0 ; V_y > 0$   
or  $V_x > 0 ; V_y = 0, > 0, < 0$

3) Four quadrant multiplier :  $V_x, V_y = 0, > 0, < 0$

eg: Frequency Doubler:

$$\text{If } V_x = V_x \sin \omega t$$

$$V_y = V_y \sin \omega t$$


Now,

$$V_o = V_x V_y \sin^2 \omega t$$

$$= \frac{V_x V_y}{V_{ref}} \left( \frac{1 - \cos 2\omega t}{2} \right)$$


So,  $V_o$  has a DC term and a -ve cosine wave of double frequency.

I want only AC. So, remove DC. Use BLOCKING CAPACITOR. b/w load and o/p terminal (1  $\mu$ F coupling capacitor)



eg: Frequency Squarer :

Apply same value to both i/p's :-




$$\star \text{ Note : } \sin \theta \times \sin \theta = \sin^2 \theta = \frac{1 - \cos 2\theta}{2}$$

So, a squarer can be seen as freq. doubler

# ★ Multiplier as Divider Circuit

## Method 1



Notice: This op-amp has a -ve feedback through the multiplier.

$\Rightarrow V_+ = V_-$

$\Rightarrow 0 = V_-$  ( $\because V_+ = \text{GND}$ )

①  $V_A = -V_Z$

② From multiplier,


$$V_x \times V_y = -V_Z$$

$\swarrow$  i/p       $\searrow$  o/p       $\rightarrow$  another i/p

$$\Rightarrow V_y = -\frac{V_Z}{V_x} \equiv \frac{(\quad)}{(\quad)}$$

$\equiv$  Division oper<sup>n</sup>

Method 2




This method is correct, but not used commercially, as std. multiplier circuits are available.

eg Implement  $\cos 3\omega t$

let  $x = \cos \omega t$

$$\Rightarrow \cos 3\omega t = 4\cos^3 \omega t - 3\cos \omega t$$

$$= 4x^3 - 3x$$



Note :  $\cos^3 \omega t$  term is +ve. So,  $x^3$  goes to non inverting part of difference amplifier &  $x$  to inverting part

Note: By POS  $\left(\frac{R_4}{R_4+R_3}\right) \left(1 + \frac{R_1}{R_2}\right) = 4$  &  $-\frac{R_1}{R_2} = 3$

↳ (1) ↳ (2)

Now, from eq<sup>n</sup> (2)

$$\frac{R_1}{R_2} = -3 \quad \text{So, if } R_1 = 30k\Omega$$

$$\text{ \& } R_2 = 10k\Omega$$

We get o/p = -3 V. (Inverting op-amp part)

Now, from eq<sup>n</sup> (1)

$$\left( \frac{R_4}{R_3 + R_4} \right) \left( 1 + \frac{30}{10} \right) = 4$$


$$\Rightarrow \left( \frac{R_4}{R_3 + R_4} \right) (4) = 4$$

$$\Rightarrow \frac{R_4}{R_3 + R_4} = 1$$

$\Rightarrow R_3$  has to be zero



So, short  $R_3$

Next,  $R_3$  is short,  $R_4$  has no meaning. So, Open it. Hence, circuit becomes




Ans

eg 8 Consider a circuit ?



The op char of op-amp is linear in some region & then enters saturation.

$$V_{SAT} = A |v_{in}| \approx 15 \times 5 = 14.98 \text{ (not exactly)}$$




Note :  
At DC

i/p = 5V , expected o/p = -50  $\rightarrow$   $[-5 \times \frac{10}{1}]$   
Actual o/p = -14.98


can't go beyond that

At AC

i/p =  $5 \sin \omega t$  , expected o/p =  $-50 \sin \omega t$   
actual o/p =  $(-14.98) \sin \omega t$




eg Consider an op-amp 3



$$V_{out} = A(V_+ - V_-)$$

$$\Rightarrow V_{out} = A(V_+ - 0)$$



① If  $V_{in} = -ve$ .

$$\Rightarrow V_{out} = A(-|V_{in}| - 0)$$

$$= -A|V_{in}|$$

$$= -15 \text{ cap}$$

o/p cannot be more than  $\pm V_{cc}$ .

These circuits were used in digital circuits.

② If  $V_{in} = +ve$ .


$$\Rightarrow V_{out} = A(+V_{in} - 0)$$

$$= +15 \text{ cap.}$$

Idea 3-

Using of difference amp. as comparator.


\* Use of threshold levels :



$$V_{TH} = \left( \frac{R_1}{R_1 + R_2} \right) (\pm V_{SAT})$$

$$V_{TH} = \pm 3V.$$

→ If I have 2 reference levels in a circuit, Any voltage below one reference level is one state & any voltage above another ref. level is another state. Let reference voltage =  $V_{TH}$



$V_{in} > 3V \Rightarrow V_o = -15V$


$V_{in} < 3V \Rightarrow V_o = +15V$

fig 2

Let  $V_{TH} = 3V$ .


∴ If  $V_{in} > V_{th}$  ⇒ -ve satur<sup>n</sup>  
 inverting op-amp.

If  $V_{in}$  is large negative INITIALLY




+3V is the threshold pt.  
 $V_{in} < 3 \Rightarrow +15V$   
 $V_{in} > 3 \Rightarrow -15V$

If  $V_{in}$  is large positive INITIALLY



HYSTERESIS



This is the circuit of a comparator.

It has a +ve feedback.  
 ∴ o/p will be  $+V_{SAT}$  or  $-V_{SAT}$  depending on i/p.


$V_+ = \left( \frac{R_1}{R_1 + R_2} \right) V_o \equiv$  THRESHOLD LEVEL to compare with  $V_i$

Suppose  $V_i$  is large negative  $\Rightarrow V_-$  is large -ve  
 & we know,  $(V_+ - V_-)A = V_o$   
 $\rightarrow$  (small value) - (large -ve value) = +ve value  
 $\rightarrow A$  is very large  
 $\Rightarrow V_o = +V_{SAT}$

Suppose  $V_i$  is large positive  
 $\Rightarrow V_-$  is large positive ( $= +V_{SAT}$ )  
 $\Rightarrow V_o = +V_{SAT}$


$\Rightarrow$  Now, if  $R_2 = 4, R_1 = 1 \Rightarrow V_+ = \left(\frac{1}{5}\right) V_o$

At large -ve  $V_i$ ,  $V_+ = \frac{1}{5} (+15)$




o/p will remain steady even though  $\exists$  fluctuation at i/p.

eg



i/p = 9 sin  $\omega t$


Determine waveform at o/p for a comparator circuit:



S1) Find the threshold voltage ( $V_{th}$ ) that is compared with  $V_{in}$ .

(UTL) Upper threshold:  $\left(\frac{1}{1+4}\right) 15 = 3V$ .

(LTL) Lower threshold:  $\left(\frac{1}{1+4}\right) (-15) = -3V$



S2: Mark the input

S3) Make UTL & LTL on graph.

- & mark switch over points on graph.

Now, see the o/p by tracing the switch over points at  $\pm V_{SAT}$ .

This is called Schmitt Trigger.


So, analog i/p  $\rightarrow$  digital o/p.

Note: - If  $i/p = 2 \sin \omega t$ , threshold is  $\pm 3V$ ,

so, we won't cross threshold at anytime.

So, no switching.  $+15V$  always.

\* Simple comparator (seen before)



Q: Find  $V_o$  when  $V_i = -2V$ .  
Ans:- We know

$$(V_+ - V_-)A = V_o$$


$\downarrow$                        $\downarrow$   
 0                      -2

$A(+2) = \text{very large}$ . So, o/p will be very large. As it can't exceed  $V_{cc}$  So, o/p,  $V_o = 10V$

If the signal crosses zero with  $V_i = +2V$ , then  $V_o = -10V$ .

So, any crossing from 0V can be detected

eg Modified circuit :-




If i/p = b/w 0-5V  $G_2$  will give o/p is +9V.

So, for LED = D3, +9 to +5 & LED  $\Rightarrow$  if all glow Two top LEDs won't glow.


If  $V_{in}$  is at 5-10V,  
 $C_2$  gives out -9V. So,  $D_3$  doesn't glow.  
 $C_1$  gives out +9V.  
 So,  $D_2$  glows &  $D_1$  doesn't glow.

Note: As we have  $\pm V_{SAT}$ , we will have  $\pm V_{th}$ .  
↓ satur<sup>n</sup>
↓ threshold

So, we will get a symmetric shape.  
 Unsymmetrical square wave: A sq. wave with  
 Duty cycle NOT 50%.  
 →  $T_{ON} \neq T_{OFF}$



Q: Design: Schmitt trigger with unsymmetric voltage levels?



here,  $+V_{SAT} \approx +9V$   
 $= 8.5V$ , say  
 $-V_{SAT} \approx 0.5V$ , say


Idea: Make a comparator s.t 2 threshold limits are non symmetrical.  
 So,  $\left. \begin{matrix} UTL = 7V \\ \& LTL = 6V \end{matrix} \right\}$  say.

Find  $V_{REF}$ ,  $R_2$ ,  $R_1$  s.t,  $V_{T_1} = 6V$ ,  $V_{T_2} = 7V$   
} 2 threshold levels


Now, when  $V_o = 8.5V$ ,  $V_{T1} = 7V$ .  
 $V_o = 0.5V$ ,  $V_{T2} = 6V$ .

Using these 2 expressions to find values of  $R_1$ ,  $R_2$ ,  $V_{REF}$ .

↳ after computation:  $V_{REF} \approx 6.79V$




Q \*



Consider an OP-AMP working on a SINGLE power supply.

Given:-  
 $+V_{SAT} = 8.5V$   
 $-V_{SAT} = 0.5V$


Since, it's a comparator, make the circuit behave as:  
 i.e.,



Find value of  $R_1$ ,  $R_2$ ,  $V_{ref}$ .


Values will depend on  $V_1$   
So, finding  $V_1$

Idea:  $\exists$  2 sources  
of voltage  $\Rightarrow$  Use  
POS



$$\Rightarrow \left( \frac{R_1}{R_1 + R_2} \right) V_0 + \left( \frac{R_2}{R_1 + R_2} \right) V_{ref} = V_x$$

from  $V$  fig, when  $\uparrow$  changes, satur<sup>n</sup> level  
changes.  $\downarrow$  or -ve threshold values are 6V & 7V.



(Upper satur<sup>n</sup> level) (Lower satur<sup>n</sup> level)

So, by POS:

$$V_{TH} = 7 = \left( \frac{R_1}{R_2 + R_1} \right) (8.5) + \left( \frac{R_2}{R_1 + R_2} \right) V_{ref}$$

$$V_{TL} = 6 = \left( \frac{R_1}{R_1 + R_2} \right) (0.5) + \left( \frac{R_2}{R_2 + R_1} \right) V_{ref}$$

$\rightarrow$  subtracting

$$\Rightarrow 1 = 8 \left( \frac{R_1}{R_1 + R_2} \right)$$

$$\Rightarrow R_1 + R_2 = 8R_1 \quad \text{or} \quad R_2 = 7R_1$$

Solve  $\Rightarrow 7 = \frac{8.5}{1+7} + \frac{1}{(1+1/7)} V_{ref}$

$$\Rightarrow V_{ref} \approx 6.79 \text{ V}$$

Puffin

Date \_\_\_\_\_

Page \_\_\_\_\_

The proportion of  $R_1$  &  $R_2$  values to go in 0's & 1's.

eg:- If  $R_2 = 70K$ ;  $R_1 = 10K$  follows the ratio



the proportion of  $R_1$  &  $R_2$  values to go in  $\frac{1}{s}$


eg: - If  $R_2 = 70K$ ;  $R_1 = 10K$  follows the ratio

## ★ SIGNAL GENERATORS

↳ allow to generate any type of signal: sinusoidal, wave and triangles.

eg: Schmitt trigger for generating sq. wave

If I have something like this:



Note:

$$(V_s + \beta V_o) A = V_o$$

$$\Rightarrow V_s A + \beta V_o A = V_o$$

$$\Rightarrow V_s A = (1 - \beta A) V_o$$

$$\therefore A_f = \frac{V_o}{V_s} = \frac{A}{1 - \beta A}$$


$$\hookrightarrow \text{if } |\beta A| = 1 \Rightarrow A_f \rightarrow \infty$$

\* Condition for circuit to give OSCILLATION ?  
 $|A\beta| = 1$  &  $\angle A\beta = 0$  : BARKHAUSEN Criterion

• To change freq of oscil<sup>n</sup>, change resistance of capacitor in circuit

\* Total phase change through the circuit is  $360^\circ$  ( $180^\circ + 180^\circ \equiv 0^\circ$ )

If  $\beta$  circuit is seen as an RC network




So, Phase shift due to one RC network =  $-\tan^{-1}\left(\frac{1}{\omega CR}\right)$


$\approx 60^\circ$

So, put 3 RC networks ( $\approx 180^\circ$ )  
 Now, we got  $180^\circ$  by feedback part making total of  $0^\circ$

Something like :-



## \* Phase Shift network



↳ Change  $R_1$  to get Gain of Value  $\frac{1}{\beta}$

By analysis, we can get

$$f = \frac{1}{2\pi RC\sqrt{6}} \quad \left( \text{PTO, for details} \right)$$

$$\beta = -\frac{1}{29}$$

$$\& |A| = 29$$

## \* Advantages & Disadvantages of Phase Shift Oscillator

Advantage ✓ Deals with single freq

Disadvantage ✓ R should be changed instead of C. But, All R's will have to be changed

HW Q.

Design a phase shift oscillator to have off freq of 500 Hz. Use  $\pm 12V$  supply  
(Done later)

Analysis (in brief)

$$\beta = \frac{V_o}{V_i} = \frac{R^3}{(R^3 - 5R X_c^2) + j(X_c^3 - 6R^2 X_c)}$$

→ for  $180^\circ$  phase shift of  $\beta$ -network  
 $\angle \beta = 0$

⇒ no imaginary component

$$\Rightarrow X_c^3 - 6R^2 X_c = 0$$

→  $X_c = 0 \rightarrow$  Rejected  
 ( $0^\circ$   $\nabla$  C cannot be infinite)

$$\Rightarrow X_c^2 = 6R^2$$

$$\Rightarrow X_c = \pm \sqrt{6} R$$

(Capacitance cannot be -ve, so take +ve only)

$$\Rightarrow X_c = \sqrt{6} R$$

$$\Rightarrow \frac{1}{\omega C} = \sqrt{6} R$$

$$\Rightarrow \omega = \frac{1}{\sqrt{6} RC}$$

$$\Rightarrow f = \frac{1}{2\pi \sqrt{6} RC}$$

∴ new  $\beta = \frac{R^3}{R^3 - 5R X_c^2}$

→ Put  $X_c = +\sqrt{6} R$

$$\Rightarrow \beta = \frac{R^3}{R^3 - 5R(6R^2)}$$

$$\Rightarrow \beta = \ominus \frac{1}{29} \rightarrow 180^\circ \text{ phase shift}$$

Now,  $A_B$  should be  $\downarrow$

$$\text{As } \beta = \frac{-1}{29} \text{ or } |\beta| = \frac{1}{29}$$

$$\text{So, } A = 29$$

(Satisfying Barkhausen's Criterion)

### HW Problem

Sol<sup>n</sup>  $f$  is less than  $1 \text{ kHz}$ . Use  $\mu\text{A}-741$  op-amp  
 $I_b(\text{max}) = 50 \text{ nA}$

$$I_1 = 100 I_b(\text{max}) = 5 \mu\text{A}$$

$$R_f = \frac{V_o(\text{sat})}{I_1} \rightarrow V_o(\text{sat}) = 12 - 1 = 11 \text{ V}$$

$$= \frac{11}{5 \times 10^{-6}}$$

$$\Rightarrow R_f = 2.2 \text{ M}\Omega \text{ (Std. value)}$$

$$\text{Now, } A_{CL} = \frac{R_f}{R_1} \gg 29$$

$$R_1 = \frac{R_f}{29}$$


$$\hookrightarrow R_1 = 75.8 \times 10^3 \Omega \rightarrow R_f = 2.2 \text{ M}\Omega$$

Design rule in any RC network


$$R = \frac{R_1}{10} = 7.5 \text{ k}\Omega \text{ (Std. value)}$$

$$C : \text{ on the basis of freq.} \\ = 0.0017 \mu\text{F}$$

\* CE Amp gives  $180^\circ$  phase shift. But 2 CE stages in series can give  $0^\circ$  phase shift




\* Wien Bridge (Unlike previous  $\Delta$  phase shift,  $\angle AB = 0$ )  
 $\angle A = 0$  &  $\angle B = 0$ .




Any other amplifiers also works (with zero phase shift)

$$A = 1 + \frac{R_3}{R_4} \rightarrow \text{A}$$



$$V_f = \left( \frac{Z_2}{Z_2 + Z_1} \right) V_{out}$$



Part 4 Solving to make  $\angle B = 0$  (i.e., imaginary part = 0)

$$B = \frac{\omega^2 C_1 R_2 (R_1 C_1 + R_2 C_2 + C_1 R_2) + j\omega C_1 R_2 (1 - \omega^2 R_1 R_2 C_1 C_2)}{(1 - \omega^2 R_1 R_2 C_1 C_2)^2 + \omega^2 (R_1 C_1 + R_2 C_2 + C_1 R_2)^2}$$

→ Comes after putting  $s = j\omega$ . Now, removing all imaginary components

$$\omega (1 - \omega^2 R_1 R_2 C_1 C_2) = 0$$

→  $\omega \neq 0$  (∵ DC X)

$$\omega^2 = \frac{1}{R_1 R_2 C_1 C_2}$$

Now, on taking  $\omega = \frac{1}{RC}$

→ ne value of  $\omega$  cant be there.

$$\Rightarrow \omega = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$$

$$\Rightarrow f = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

$R_1 = R_2, C_1 = C_2$

$$B = \frac{\omega^2 RC(3RC) + j\omega RC(1 - \omega^2 R^2 C^2)}{(1 - \omega^2 R^2 C^2) + \omega^2 (3RC)^2}$$

freq of oscill<sup>n</sup> of this circuit

→  $R_1 = R_2, C_1 = C_2$  in practical circuits

→  $\omega = \frac{1}{RC}$  (freq of oscill<sup>n</sup>, as got)


$$\Rightarrow f = \frac{1}{2\pi RC} \text{ or } \omega = \frac{1}{RC}$$

$$\Rightarrow B = \frac{1}{3}$$

So, for making  $AB = 1, A = 3$

Now,  $A = 1 + \frac{R_3}{R_4} = 3$

$$\Rightarrow \frac{R_3}{R_4} = 2 \Rightarrow R_3 = 2R_4 \text{ or } R_5 = 2R_1$$



Simplified Wien Bridge with  $R_1 = R_2, C_1 = C_2$

eg Design Wien bridge oscillator to have o/p freq of 40 kHz

Choose  $C = 0.01 \mu F$

$$R = \frac{1}{2\pi f C} = \frac{1}{2\pi \times 10 \times 10^3 \times 0.01 \times 10^{-6}}$$

$$R = 1.59 \text{ k}\Omega$$

↳ Choose std. value = 1.5 kΩ

& decide values for  $R_1$  &  $R_f$  to get  $A_{vcl} > 3$  gain. → Done. (detail → later)

→ Diff. b/w RC Phase Shift Oscillator & Wien Bridge Oscillator

✓  $f = \frac{1}{2\pi\sqrt{6}RC}$

✓  $f = \frac{1}{2\pi RC}$

✓  $|A| \geq 29$


✓  $|A| \geq 3$

✓  $180^\circ$  phase shift in f/b.

✓ No phase shift in f/b.

# Wien Bridge Oscillator, revisited

Feedback through RC network



Feedback factor,

$$\beta = \frac{Z_2}{Z_1 + Z_2}$$


↳ has both magnitude & phase

## Part-2

Now, solving to make  $\angle A = 0$

(So, gain should a positive real value to get this done)

↳ So, make amp. as "non inverting op amp"




eg Detailed : Designing Wein Bridge Oscillator circuit to have op freq of 10 kHz  
It's difficult to design / manage a capacitor.  
So, choose its predefined value.  
So, let  $C = 0.01 \mu F$  (choosing some intermediate value)

$$\text{Now, } R = \frac{1}{2\pi f C} = \frac{1}{2\pi \times (10 \times 10^3) \times (0.01 \times 10^{-6})} = 1.5915 \text{ k}\Omega$$


$$\Rightarrow R = 1.59 \text{ k}\Omega$$

So, choosing a std. value of 1.5 kΩ

Potentiometer




Ganged capacitor



The motion of 2 plates using the spindle changes the capacitance

Idea :



Here, we are using ganged resistors & capacitors, both changing simultaneously  
So,  $R_1 = R_2$  &  $C_1 = C_2$

Now, choose  $R_p = 2 \text{ k}\Omega$  &  $R_1 = 1 \text{ k}\Omega$   
 $A = \left(1 + \frac{2}{1}\right) = 3$

3 5k resistors  
stacked in series

# IC 555 TIMER

(continued after Square wave & Triangular wave generators)





Figure (A) : Monostable Operation

\* Comparators can be used along with capacitors  
 One comparator notes capacitor charging  
 Other comparator notes capacitor discharging  
 This idea is used in square wave generator.

# Square Wave Generator



↳ part of op is charging the capacitor & at some point, it will reach  $V_c$ .

Now,

$$V_+ = \left( \frac{R_1}{R_1 + R_2} \right) (V_o)$$

↳ can be  $+V_{sat}$  or  $-V_{sat}$

↳ If  $V_o = V_{sat}$

$\approx 15V \leftarrow V_{sat}$  will charge capacitor & its voltage will increase  $\rightarrow V_c \rightarrow V_{sat}$


Charging will be done @ time constant  $\Rightarrow RC$

If  $V_{sat} = 15V$   
 $B = 1/3$

$\Rightarrow V_{LT} = -5V$

$V_{UT} = +5V$


Upper threshold



Starting from  $-15V$ , capacitor loses charging. Now as capacitor voltage touches  $5V$  o/p switches to  $-15V$ .  
By  $B V_o$  also switches from  $+5$  to  $-5V$

The capacitor now starts to discharge from +5V. Now, as soon as it reaches -5V, opf switches back to +15. So,  $\beta V_0 = +15V$ . So, charges again.

Clearly, opf voltage shows a sq wave generation.



Total time =  $T_1 + T_2$

freq =  $\frac{1}{T_1 + T_2}$


(one cycle)

Note: Charging:  $V_{LT}$  to  $V_{UT}$   
 Discharge:  $V_{UT}$  to  $V_{LT}$

Charging:  $V_C(t) = V_{SAT} - (V_{SAT} - V_{LT})e^{-t/RC}$  → ①

Discharging:  $V_C(t) = -V_{SAT} - (-V_{SAT} - V_{UT})e^{-t/RC}$  → ②

↳ eq<sup>ns</sup> to model charging & discharging



In charging, when  $V_C(t) = V_{UT}$ , time =  $T_1$   
 In discharging, when  $V_C(t) = V_{LT}$ , time =  $T_2$   
 Note:  $V_{UT} = \beta V_{SAT}$  &  $V_{LT} = -\beta V_{SAT}$

From eq<sup>n</sup> (1)

$$\beta V_{sat} = V_{sat} - (V_{sat} - (-\beta V_{sat})) e^{-T_1/RC}$$

$$\Rightarrow \beta V_{sat} = V_{sat} - (V_{sat} + \beta V_{sat}) e^{-T_1/RC} \rightarrow (3)$$

From eq<sup>n</sup> (2)

$$(-\beta V_{sat}) = -V_{sat} - (-V_{sat} - (\beta V_{sat})) e^{-T_2/RC}$$

$$\Rightarrow -\beta V_{sat} = -V_{sat} + (-V_{sat} + \beta V_{sat}) e^{-T_2/RC} \rightarrow (4)$$

eq<sup>ns</sup> (3) & (4) can give  $T_1, T_2$   
So,

$$T = T_1 + T_2$$

On solving, we get

$$T = 2RC \ln\left(\frac{1+\beta}{1-\beta}\right) \rightarrow (5)$$

$$\beta = \frac{R_1}{R_1 + R_2}$$

\* Assume  $R_2 = 1.164 R_1$   $\rightarrow$  i.e.  $\beta = \frac{1}{2.164}$



Substitute in eq<sup>n</sup> (5), we get

$$T = 2RC$$

$$\Rightarrow f = \frac{1}{2RC}$$

$\rightarrow$  using this, sq. wave generator can be designed for any freq. (Vary R, instead of C)

# ★ Triangular Waveform Generators




Use op-amp integrator

↳ If  $i/p = \text{const} = V_{sat}$   
 $\Rightarrow \text{integrated o/p} = \int V_{sat} dt$

$= V_{sat}(t) + C$   
 $\Rightarrow$  linearly increasing ramp function

As long as  $i/p$  is const,  $o/p$  will continue to rise until it saturates -




↳ Slope can be adjusted by seeing value of R & C.

Now, in our circuit on prev. page, ( $\leftarrow$ ) we have an **INVERTING** integrator -



$\Rightarrow$  when sq. wave o/p = +ve  
 $\Downarrow$

$k_{\text{ramp}} = -ve$  slope & vice versa


Note: Slope will decide if it touches  $\pm V_{\text{sat}}$  or not



Alter: Instead of using a square wave generator for i/p, take i/p as  $\pm 15V$ .



In the prev. circuit, note: the ramp  $v/p$  is being given as  $i/p$  to comparators.  
So, comparator  $i/p$  is changing linearly

So, when ramp is 


Comparator  $o/p$  switches from  $+V_{sat}$  to  $-V_{sat}$

Same happens for  $-ve$  ramp

## ★ IC 555 Timer

- ✓ has monostable & astable multivibrations.  
pulse                      continuous
- ✓ can perform DC-DC conversion, waveform generation, temp. measurement, voltage regul.
- ✓ works in a wide range of power supply ( $+5V$  to  $+18V$ ).
- ✓ can deliver a considerable amount of power to the load (sinking or sourcing  $200mA$  of load current)
- ✓ allows timing intervals of several minutes.
- ✓  $I_{s, op}$  current is high & can drive TTL logic.
- ✓ has high temp. stability.
- ✓ duty cycle of timer is adjustable.


\* Duty Cycle % =  $\frac{T_{ON}}{T_{ON} + T_{OFF}} \times 100$



## \* ANALYSIS OF FIGURE (A)

- $\frac{1}{3} V_{CC}$  goes to non-inverting terminal of comparator 2
- $\frac{2}{3} V_{CC}$  goes to inverting terminal of comparator 1

S	R	Q	$\bar{Q}$
1	0	1	0
0	1	0	1
0	0	no change	
1	1	Invalid	



Note :

- Comparator o/p is  $+V_{sat}$  or  $-V_{sat}$
- $+V_{sat} \Rightarrow "1"$
- $-V_{sat} \Rightarrow "0"$


- Trigger is (-ve)
- $\Rightarrow$  its  $V_{CC}/3$  (-ve edge trigger)

Analysis i) When Trigger =  $V_{CC}$ , comparator 2 o/p =  $-V_{CC} = "0"$   
 $\Rightarrow$  reset = 0 (note: Trigger is not yet applied)  
 Initial stage: Threshold =  $V_{CC}$  gives  $\Rightarrow S=1$  &  $R=0$ , we have  $Q=1$  & output,  $\bar{Q}=0$   
 Comparator 1 =  $+V_{sat}$

$\Rightarrow$  base of transistor = logic 1  $\Rightarrow$  +ve Voltage  
 $Q=1$  goes there  $\Rightarrow$  forward bias

So, discharge happens through transistor, charging the capacitor.

Analysis ii) When trigger goes like  $V_{CC}$





when it goes below  $\frac{V_{CC}}{3}$ , o/p of comparator


- (2) is  $+V_{CC} \Rightarrow$  reset = 1  $\Rightarrow$  o/p of SR
- flip flop = 0  $\Rightarrow$  Transistor's base part = 0
- $\Rightarrow$  -ve voltage  $\Rightarrow$  Reverse bias.
- $\Rightarrow$  Discharge of transistor stop.

Now, charging of capacitor starts.

At this point  $S=0, R=0 \Rightarrow$  no change




So, o/p continues to remain = 1



Charging continues and tries to go till  $V_{CC}$ .  
 This also compares with  $\frac{2}{3} V_{CC}$  of comparator 1. When that is more than  $\frac{2}{3} V_{CC}$ , o/p of comparator = 1, S/P = 1.  
 $\Rightarrow$  Discharge activates & o/p becomes zero  $\rightarrow$   $\square$  (o/p)  $\curvearrowright$  (capacitor)

This process keeps repeating



\* Note: In figure (A),  $\exists$  no -ve voltage  
 So,  $+V_{sat} = +V_{CC}$  &  $-V_{sat} = 0$ .

What did we do?

We opened the circuit for sometime & then closed it.

It is the time, the capacitor takes to charge to  $\frac{2}{3}V_{CC}$ . The charging of capacitor takes place as  $V_{CC}(1 - e^{-t/RC})$


$$\text{So, } \frac{2}{3}V_{CC} = V_{CC}(1 - e^{-t/RC})$$

$$\Rightarrow T = RC \ln(3)$$

$$\Rightarrow T = 1.1 RC$$

we can set the time for which circuit is open.

# ★ ASTABLE OPERATION



## ★ Analysis


Initially, flip flop is set to 1 ( $S=1$ )  
 (This is done by managing threshold ( $V_{th}$ )  
 of comparator 1)

Here,

$$Q = V_o = 1 (V_{cc})$$

$\Rightarrow Q = 0 \Rightarrow$  Transistor is off

$\Rightarrow$  Capacitor starts to charge with resistance  $R_A + R_B$



capacitor charging has 3 stages

$V_c : 0 \text{ to } \frac{1}{3} V_{cc}$

$\frac{1}{3} V_{cc} \text{ to } \frac{2}{3} V_{cc}$

$> \frac{2}{3} V_{cc}$

continued after  
next page


2 threshold levels:  $V_{TL}$  &  $V_{TH}$

$\frac{1}{3} V_{CC}$   
(non inverting terminal of comp. 2)


$\frac{2}{3} V_{CC}$   
(inverting terminal of comp. 1)

Output analyses

Graphs:



output



Time Period of o/p,  $TP = T_L + T_H$

$T_H$ : during capacitor charges from  $\frac{1}{3} V_{CC}$  to  $\frac{2}{3} V_{CC}$

Charging

$$V_c = V_{CC} \left[ 1 - e^{-t/(R_A + R_B)C} \right]$$

$$\frac{1}{3} V_{CC} = V_{CC} \left[ 1 - e^{-t_1/(R_A + R_B)C} \right]$$

$$\frac{2}{3} V_{CC} = V_{CC} \left[ 1 - e^{-t_2/(R_A + R_B)C} \right]$$

$$T_H = t_2 - t_1 \quad (\text{done later})$$

Discharging,  $V_c = V_{CC} \left[ e^{-t/R_B} \right]$  gives  $T_L$

final voltage ( $\frac{1}{3} V_{CC}$ ) → initial voltage ( $\frac{2}{3} V_{CC}$ )

Duty Cycle:  $\frac{T_H}{T_H + T_L} = \frac{R_A + R_B}{(R_A + R_B) + R_B} = \frac{R_A + R_B}{R_A + 2R_B}$

# Analysis of Astable Operation

Note:  $OP = Q$

This circuit has two thresholds  $\rightarrow V_{TH}$  &  $V_{TL}$

$$\begin{matrix} \downarrow & \downarrow \\ \frac{2}{3}V_{CC} & \frac{1}{3}V_{CC} \end{matrix}$$

Initially, through some external circuitry, set of flip flop is made 1  $\Rightarrow S=1$


$$\begin{pmatrix} S=1 \\ R=0 \end{pmatrix}$$

As  $R=0 \Rightarrow Q=1 (= OP)$  &  $\bar{Q}=0$

This  $\bar{Q}=0$  goes to transistor & deactivates it.

Now, capacitor starts charging from  $V_{CC}$ , with resistance  $R_A + R_B$ . Now, as  $V_C > \frac{1}{3}V_{CC}$ ,

$$\underline{Q=1}$$



comparator (2)  $OP$  is made 0.

$\Rightarrow S=0$  &  $R=0$  (as before)

$$\begin{pmatrix} S=0 \\ R=0 \end{pmatrix}$$

}

So,  $S=0$ ,  $R=0$  condition for no change.

So, capacitor keeps charging.

As soon as  $V_C \geq \frac{2}{3}V_{CC}$ , comparator (1)  $OP$  gives 1

$$\begin{pmatrix} S=0 \\ R=1 \end{pmatrix}$$

$\Rightarrow R=1$ . This resets the flip flop

So, now  $Q=0$  &  $\bar{Q}=1$

Now, transistor is activated & discharge of capacitor takes place through  $R_B$ .

Now, as soon as  $V_C \leq \frac{1}{3}V_{CC}$ ,


comparator (2)  $OP = 1$

$\Rightarrow S=1$ . So,  $Q=1$ ,  $\bar{Q}=0$ .

So, transistor is deactivated & capacitor starts charging again.

(Also,  $V_C < \frac{2}{3}V_{CC}$  So,  $R$  becomes 0)

$$\begin{matrix} \downarrow \\ Q=0 \\ \bar{Q}=1 \end{matrix}$$




$$\begin{pmatrix} S=1 \\ R=0 \end{pmatrix}$$

$$\begin{matrix} \downarrow \\ \underline{Q=1} \end{matrix}$$

So, like shown before,

Capacitor behaves as



o/p behaves as

Finding ON time ( $T_H$ )

$$V_{TH} = V_{TL} + (V_{CC} - V_{TL}) \left[ 1 - e^{-T_H / C(R_A + R_B)} \right]$$

$$V_{TH} = \frac{2}{3} V_{CC} \quad \& \quad V_{TL} = \frac{1}{3} V_{CC}$$

$$\Rightarrow \frac{1}{2} = e^{-T_H / C(R_A + R_B)}$$

$$\Rightarrow e^{T_H / C(R_A + R_B)} = 2$$

$$\Rightarrow T_H = C(R_A + R_B) \ln 2 \quad \rightarrow \textcircled{1}$$

OFF time ( $T_L$ )

$$\frac{1}{3} V_{CC} = \frac{2}{3} V_{CC} e^{-T_L / R_B C}$$

$$\Rightarrow T_L = C R_B \ln 2 \quad \rightarrow \textcircled{2}$$

$$\Rightarrow T = T_L + T_H = C(R_A + 2R_B) \ln 2$$


$$\text{Frequency} = \frac{1.443}{C(R_A + 2R_B)}$$

$$\text{Duty Cycle} = \frac{T_H}{T_H + T_L} = \frac{C(R_A + R_B) \ln 2}{C(R_A + R_B) \ln 2 + C R_B \ln 2} = \frac{R_A + R_B}{R_A + 2R_B}$$

↳ Note: Duty cycle  $\geq 50\%$  always.

# ★ Symmetrical Charging & Discharging

Adding a diode, as shown (Rest circuit is same)



On addition of the diode, note that now the capacitor charging will happen through  $R_A$  ONLY (earlier it was  $R_A + R_B$ )

So, time const =  $C R_A$

During capacitor discharge, as it can't flow through -ve side of capacitor, so,  $\exists$  no change & discharge happens through  $R_B$  (just like before)

So,

$$T_{\text{charging}} = R_A C, \quad T_{\text{discharging}} = R_B C$$

If  $R_A = R_B$ . Then,  $T_H = T_L$

So, we will get a normal pulse sequence.



$$v_c = V_{TL} + (V_{CC} - V_{TL}) \left[ 1 - e^{-\frac{t}{R_A C}} \right]$$

$$\Rightarrow T_H = C(R_A) \ln 2$$

$$v_c = V_{TH} e^{-\frac{t}{C(R_B)}}$$

$$\Rightarrow T_L = C(R_B) \ln 2$$

$$\Rightarrow T = C(R_A + R_B) \ln 2$$

$$\Rightarrow \text{Freq} = \frac{1}{T} = \frac{1}{C(R_A + R_B) \ln 2} = 1.443$$

Duty Cycle :-  $\frac{R_A}{R_A + R_B}$


$\rightarrow$  If  $R_A = R_B$

$\Rightarrow$  Duty cycle = 50%



# Phase Locked Loop

↳ we want an o/p to lock in phase & freq. w/rt incoming signal



Consider some freq & phase for i/p. ∃ some sort of feedback, to check for phase difference. This phase detector is usually a freq multiplier.

Mathematically, multiplier o/p =


$$x_m(t) = \underbrace{x_c(t)}_{\text{Input}} \cdot \underbrace{x_r(t)}_{\text{reference}}$$

eg: let  $x_c(t) = A_c \sin(\omega_c t)$

$x_r(t) = A_r \cos(\omega_r t + \phi(t))$

Idea \* To analyse  $x_c(t)$  &  $x_r(t)$ :

- ① Compare freq. first (∵ both cant be compared simultaneously)



• If  $\omega_1 = \omega_2$   
• ⇒ o/p has been LOCKED with i/p in terms of freq.



Notes: \* Phase (or frequency) locking happens ONLY in some range.

when i/p is out of freq range

\* VCO (Voltage Controlled Oscillator) generates o/p with freq.  $f_o$ , even if i/p is absent.

\* Phase detector is basically an analog multiplier. Phase detector detects phase diff b/w (i/p) & (o/p of VCO).

Now, if  $\omega_c \approx \omega_f$ , we get  
 from i/p                      from VCO

$$y_f(t) = x_f(t) \approx -\frac{A_c A_f}{2} \sin(-\phi(t))$$

$$\hookrightarrow \phi(t) \ll 1$$

$$\Rightarrow x_f(t) \approx -\frac{A_c A_f}{2} \phi(t)$$

Phase difference b/w 2 signals.


↳ This is error voltage.

So, freq. of VCO is governed by o/p of filter  $y_f(t)$ .


$$\omega_r(t) = \omega_f + g_v y_f(t)$$

As we say, to lock phase,  $y_f(t) = -A_c A_f \phi(t) / 2$

\* **Lock Range**  
 When PLL is in lock, it can track freq changes in the incoming signal. The range of freq over which the PLL can maintain lock with the incoming signal is called lock range or tracking range of PLL.




\* **Pull-in time**  
 Total time taken by PLL to lock



Basically, as soon as i/p freq comes in the range (in  $\rightarrow$  or  $\leftarrow$  dir<sup>n</sup>), VCO starts capturing & locking oper<sup>n</sup>.

\* Free running freq ( $f_0$ ) of VCO can be done by using external connection (R-C network)



Free running freq,  $f_0 = \frac{1.2}{4R_1C_1} \text{ Hz}$

Also,  $\Delta f_L = \pm \frac{8f_0}{V} \text{ Hz}$

$\Delta f_c = \pm \left[ \frac{f_L}{2\pi(3.6)(10^3)C_2} \right] \text{ Hz}$


eg for PLL circuit, calculate free running freq, lock range & capture range.

Given  $C_2 = 10\mu F$ ,  $R_1 = 10K\Omega$ ,  $C_1 = 0.01\mu F$   
Supply =  $\pm 10V$


On calculating using formulas:  $f_0$ ,  $\Delta f_c$ ,  $\Delta f_L$  ✓

### \* Application of PLL: Frequency Multiplier

↳ Gives a method of synthesising a freq



↳ o/p of VCO is being brought to phase detector



If  $f = f_s$  is maintained, I'll get zero error.

All this happens ONLY within capture range capability of PLL.

eg: Design a PLL, s.t o/p freq = 5x i/p freq.  
Given:  $f_s = 500 \text{ Hz}$

So,  $f_o = 5 \times 500 = 2.5 \text{ kHz}$   
 So,  $f_o = \frac{1.2}{4R_1C_1} \text{ Hz}$

Assume  $C_1 = 0.1 \mu\text{F}$


Find  $R_1$ , s.t  $f_o = 2.5 \text{ kHz}$

★


### PLL in Digital signals :-

In this, phase detector is simply an XOR gate that provides the error voltage to LPF.

Consider 2 signals:  $x_1$



$x_1 \oplus x_2 = \text{o/p}_1$



$x_3$

$x_4$



$x_3 \oplus x_4 = \text{o/p}_2$




This op is phase change error. Pass it through LPF & error detector to VCO.

## VOLTAGE REGULATORS

- ✓ no matter whatever load is connected, voltage delivered by source should be constant
- ✓ Voltage regul<sup>n</sup>: Voltage change that takes place when load is applied
- ✓ I have std. DC supply of 1.5V. say. Someone wanted 1V supply. I want to give him 1V constantly


$$\left( \frac{R_1}{R_1 + R_2} \right) \frac{3}{2} = 1 \Rightarrow R_1 : R_2 = 2 : 1$$



If this sys is enclosed in a box & call it 1V power supply, we can derive load suppose this 1V is req<sup>d</sup> to drive a fan (DC motor) which has  $R_{load} = 100\Omega$ . Will the fan run after connection is done?


Voltage available across terminals A & B is

$$V_{AB} = \frac{R_2 // R_L}{R_1 + R_2 // R_L} \times 1.5 = \frac{100 \times 1.5}{10^6 + 100} \approx 0$$



$$V_o = \frac{R_2 // R_L}{R_1 + R_2 // R_L} \times 1.5$$

(Potential divider)



Clearly, as  $V_{AB} \approx 0$ , fan won't work

Note: Loads should have a low value of load resistance so that they can take-in more current & operate.

Note (2): We want the power supply to have low o/p resistance. It will be regulated better then.

\* % Regulation,  $VR = \frac{V_{no\ load} - V_{full\ load}}{V_{full\ load}} \times 100.$


Here,  $V_{nl} = 1V$   
 $= V_{AB}$

$V_{full\ load} \rightarrow V_{FL}$   
(comes from the max current, the supply can deliver to load)


\* Let  $V_o =$  o/p voltage of supply.

Performance measures:

- ✓ Changes in  $V_o$  due to changes in  $V_i$
- ✓ Changes in  $V_o$  due to changes in  $I_L$
- ✓ Changes in  $V_o$  due to changes in  $T$ .



- \* Temp has effect  $\therefore$  Voltage regulators have active devices (like transistor, diodes). These devices get heated up. So, their char. change. So,  $\therefore$  voltage can change



- A good voltage regulator should be immune to these changes.

Performance measuring parameters

- \* Stability factor,  $S_V = \frac{\Delta V_o}{\Delta V_i}$


$\rightarrow$  Ideally,  $\Delta V_o = 0$ , whatever be  $\Delta V_i$

- \* Output Resistance,  $R_o = \frac{\Delta V_o}{\Delta I_L}$

- \* Temp. Stability factors,  $S_T = \frac{\Delta V_o}{\Delta T}$

## \* VOLTAGE REGULATION CIRCUITS $\therefore$

### \* ZENER REGULATOR






(Fig. D)

\* Note:

## Zener diode

Normal diode



FB : works

RB : doesn't work

\* To control the current flow during breakdown, a resistor  $R_s$  is placed:

Analysing fig-D (prev page)


$$V_{in} = R_s(I_L + I_Z) + V_Z$$

$$V_o = V_Z = I_L R_L$$

\* Zener regulator is called shunt regulator.

↳ : Zener diode is placed in shunt with  $R_L$

Practical char :  $V_o$  voltage slightly varies when current across diode is changed.



$V_{ZK}$  is the min. voltage (reverse) req<sup>d</sup> to start breakdown process.


- ✓ As  $R_L$  changes, voltage across  $R_L$  remains fixed at  $V_Z = V_{ZK}$ .
- ✓ As load varies,  $V_{in}$  should be capable of supplying large current.
- ✓ As  $V_{in}$  changes,  $V_o = V_Z$ .

★ For non ideal zener:


Voltage across the diode slightly changes for changing current.

★ Seeing Voltage Regulation

Consider the circuit:



Load line characteristics




Operating point is the point when  $I$  &  $V$  are got across diode normally. (lies on load line)

$$V = RI + V_L \rightarrow \textcircled{1}$$


$\rightarrow$  when  $V_L = 0$ ,  $I = V/R$   
 $\rightarrow$  when  $I = 0$ ,  $V = \frac{V R_L}{R + R_L}$

(on graph above)

When  $I_d = 0 \Rightarrow$  current through Zener diode = 0  
 $\Rightarrow$  Something like :-




\* Pt. of intersection b/w load line & char. of Zener diode is called Operating point




As load line changes, on change of  $i$  or  $v$ , the Q-point varies

\* Zener diode impedance:




Note :- I want to analyse reverse char. ( )


Now, instead of seeing 3<sup>rd</sup> quadrant, I invert it to come into 1<sup>st</sup> quadrant & analyse it




So, on doing that,



So, circuit becomes:




New,  $r_z$  char are



Modelling voltage:


Assuming st line,  $r_z = \frac{\Delta V}{\Delta I} = \frac{V_Z - V_{Z0}}{I_Z - I_{ZK}}$

$$V_Z = V_{Z0} + r_z(I_Z - I_{ZK})$$



I don't want to include the curved position. (only linear: for  $R_L$ )

So, actually, its:



min. current needed to be put across Zener diode to enable Zener action.


$$\text{So, } V_Z = V_{Z0} + r_z(I_Z - I_{ZK})$$

$$\approx V_{Z0} + r_z I_Z$$

(assumed  $\forall$  practical purpose)

- Q. Consider a 6.8V Zener diode, specified at 5mA with  $r_z = 20\Omega$  &  $I_{ZK} = 0.2\text{mA}$  is operated in a regulator circuit using  $200\Omega$  resistor.
- (i) For no load, what is the lowest supply voltage for

which Zener remains in breakdown opes?  
(ii) What is the max. load current for which Zener remains in breakdown opes? (Assume <sup>Supply</sup> Voltage = 9V)



Note: Voltage across Zener = lowest =  $V_{z0}$   
only when  $I_{zK} = 0.2\text{mA}$

& ∵  $R_L$  is not connected, all current goes through diode.

KVL:

$$V_{s(\text{lowest})} = (0.2 \times 200) + V_{z0}$$

We know;  $V_z = V_{z0} + r_z(I_z - I_{zK})$

$$\begin{aligned} \Rightarrow V_{z0} &= V_z - r_z(I_z - I_{zK}) \\ &= 6.8 - 20 [5 \times 10^{-3} - 0.2 \times 10^{-3}] \\ &= 6.7\text{V} \end{aligned}$$

⇒ for no breakdown,


$$V_{s(\text{lowest})} = \underbrace{(0.2 \times 200)}_{I_{zK} R_s} + \underbrace{6.7}_{V_{z0}}$$

$$\Rightarrow V_{s(\text{min})} = 6.74\text{V}$$

⇒ when  $i_p = 6.74\text{V}$ , circuit provides o/p of  $6.7\text{V}$   
& gives current of  $0.2\text{mA}$ .

(ii) Now,  $V_s = 9V$   
Find max. load current

$\Rightarrow \exists$  some load. So, circuit is  $\circ$



• Current & voltage for Zener diode =  $I_z, V_z$

Potential at pt A =  $V_z$ . Change in  $V_z$  is very minimal. So, current across  $200\Omega$  is nearly const. This current divides between Zener diode &  $R_L$ .


I want to Maximize  $I_L$ .

Now, to do that minimize  $= I_z$

We know,

$$\min I_z = I_{zk} = 0.2 \text{ mA}$$

So, current across  $R_L$  can be found.



So,

$$\frac{(9 - 6.7)}{200} = I$$

$$I = 0.2 + I_L$$

$$\Rightarrow I_L = I - 0.2$$

$$\Rightarrow I_L = 11.5 \text{ mA} - 0.2 \text{ mA}$$

$$\Rightarrow I_L = \left( \frac{2.3}{200} \right) - 0.2$$

$$I_L = 11.3 \text{ mA}$$

Also,

$$R_L = \frac{V_z}{I_L} = \frac{6.7 \text{ V}}{11.3 \text{ mA}} = \frac{67}{113} \text{ k}\Omega$$

*Ans*

## \* TEMPERATURE EFFECTS :

Zener diodes are available with breakdown voltage, ranging from 2.4V to 200V.

Temp. coeff. of Zener diode :

$$T.C = \frac{\Delta V_Z}{\Delta T} \quad (\text{mV}/^\circ\text{C})$$

$$\text{Temp. Stability}_{(S)} = \frac{T.C}{V_Z} \times 100\%$$

\* Zener diodes usually have +ve temp coeff. (T.C)  $\approx 5.5 \text{ mV}/^\circ\text{C}$

$\left. \begin{array}{l} \text{Zener diode} \\ \text{(RB)} \\ \text{T.C} \end{array} \right\} \approx -2.2 \text{ mV}/^\circ\text{C}$   
 $\left. \begin{array}{l} \text{Si, not Zener} \\ \text{FB} \\ \text{diode} \end{array} \right\}$

So, if a Zener circuit is taken & temp is changed, Zener voltage changes.

(When large current goes through Zener diode, Temp at junction  $\uparrow \Rightarrow$  voltage changes)


$\Rightarrow$  Voltage regulation is not happening

how to compensate?

Use temp. compensating circuits?

Use 3 normal diodes along with zener diode. So, current flows downward.

(Zener : RB, Normal diodes : FB)



Q Given:  $TC|_{\text{Zener}} = +5.5 \text{ mV}/^\circ\text{C}$

&  $TC|_{\text{each normal diode}} = -2 \text{ mV}/^\circ\text{C}$

&  $V_Z = 10 \text{ V at } 25^\circ\text{C}$

Forward drop of each diode =  $0.65 \text{ V}$

Find:

- (i) Temp. stability of uncompensated zener  
(i.e., find temp stability of circuit without normal diodes):

$$= \frac{(5.5 \times 10^{-3})}{10} \times 100 = 0.055\%$$


- (ii) Breakdown voltage of uncompensated zener at  $100^\circ\text{C}$ .

From  $25^\circ\text{C}$  to  $100^\circ\text{C} \Rightarrow 75^\circ$  change

$$\Rightarrow 5.5 = \frac{\Delta V_Z}{75} \Rightarrow \Delta V_Z = 5.5 \times 75 \times 10^{-3}$$

$$\Rightarrow V_Z = 10 + (5.5 \times 75) \times 10^{-3}$$

(iii) Voltage across compensated network at 25°C



(iv) Temp. stability of compensated network

$$= (+5.5 \text{ mV/}^\circ\text{C}) + (-2 \text{ mV/}^\circ\text{C}) + (-2 \text{ mV/}^\circ\text{C}) + (-2 \text{ mV/}^\circ\text{C})$$

Overall TC =  $-0.5 \text{ mV/}^\circ\text{C}$

$$\Rightarrow \text{Overall Temp. Stability} = \frac{\text{Overall TC} \times 100}{11.95 \text{ V}}$$

$$\Rightarrow S_{\text{overall}} = \frac{-0.5 \times 10^{-3} \times 100}{11.95}$$

$$\approx -0.0041\%$$

So, without compensation,  $S = 0.055\%$

with compensation,  $S = -0.004\%$


$$\text{As } S \downarrow \Rightarrow \text{TC} \downarrow \Rightarrow \frac{\Delta V_z}{\Delta T} \downarrow$$

$\Rightarrow$  For any change in temp,  $\exists$  very small change in  $V_z$


So, Zener voltage doesn't change on temp. change

## CONSTANT CURRENT ZENER REFERENCE :


In simple zener & regular had some problems.



When  $V_s \uparrow$ ,  $I \uparrow \Rightarrow I_Z \uparrow$   
So, zener voltage need not remain constt



Improved circuit :



When circuit is active,  $V_{BE}$  can be maintained at 0.7V. ( $Q_1$  is // to  $R_{sc}$ )

$$\text{So, } I_{R_{sc}} = \frac{V_{BE_{Q1}}}{R_{sc}} \approx \frac{0.7}{R_{sc} \text{ (fixed)}}$$

Any current flowing through  $V_Z$  will also go through  $R_{sc}$  ( $\because I_b \approx 0$ )

$$\Rightarrow I_{R_{sc}} \approx I_Z$$

$$\text{So, } V_{REF} = V_Z + V_{BE_{Q1}}$$

almost constt

$V_Z$  almost constt

$V_{REF} \rightarrow$  constt (even if  $V_s$  changes)

$$\Rightarrow V_{REF} = (V_{Z0} + I_Z r_z) + V_{BE_{Q1}}$$

current flowing through zener

slope of zener curve

$$= \frac{V_{BE_{Q1}}}{R_{sc}}$$



$$\Rightarrow V_{REF} = V_{Z0} + V_{BE_{Q1}} \left( 1 + \frac{r_z}{R_{sc}} \right)$$

no term depends on  $V_s$


## SERIES VOLTAGE REGULATOR.

A pass transistor: allowing current going from source to load.

As  $\exists$  -ve feedback  $\Rightarrow V_+ = V_-$ .

$$\text{So, } V_+ = V_Z = V_-$$

$$\text{Now, } V_- = \left( \frac{R_2}{R_1 + R_2} \right) V_o \Rightarrow V_Z = \left( \frac{R_2}{R_1 + R_2} \right) V_o$$



For  $V_o$  to be constant  $V_z$  should be constant

$$\left( \begin{array}{c} V_z \\ \text{---} I_{z1} \\ \text{---} I_{z2} \end{array} \Rightarrow \text{As } V_z = V_{z0} + r_z(I_z - I_{zk}) \right)$$

For  $V_z = V_{z0}$ ,  $r_z = 0$

one drawback } not possible at all times  
 ↓  
 non ideal } So, for a small range,  $V_o$  can be taken constant.  
 (if fluctuation can be very large)

\* Advantage: By adjusting  $R_1$  &  $R_2$ , we can make  $V_o \gg V_z$ . So, value of  $V_o$  can be set

eg # Design a series voltage regulator using op-amp & 6V-Zener to maintain o/p of 18V (regulated). Assume unregulated i/p voltage ( $V_{in}$ ) varies b/w 20V & 30V.  
 Another constraint:  $I_z \min \geq 20 \text{ mA}$  to keep Zener in breakdown.

From prev. fig,  $V_Z = 6V$   
 $V_0 = 18V$   
 $V_{in} \in [20, 30V]$   
 $I_Z = 20mA$

$$\textcircled{1}. V_0 = \left(1 + \frac{R_1}{R_2}\right) V_Z$$

$$\Rightarrow 18 = \left(1 + \frac{R_1}{R_2}\right) 6$$

$$\Rightarrow R_1 = 2R_2$$

$$\hookrightarrow \text{let } R_1 = 20k\Omega$$

$$\Rightarrow R_2 = 10k\Omega$$

Current through  $R_3$  has to flow through zener (if op-amp is ideal). As  $I_Z \geq 20mA$  (given)  
 So, min. current going through  $R_3$  should also be  $20mA$

$$\text{Now, } I_{R_3} = \frac{V_{in} - V_Z}{R_3} \geq 20mA$$

$$\Rightarrow \frac{20 - 6}{R_3} \geq 20mA$$

$$\& \frac{30 - 6}{R_3} \geq 20mA$$

}  $\because V_{in}$  varies  
 from  
 20 - 30.

$$\Rightarrow R_3 \leq \frac{14}{20} k\Omega \quad \& \quad R_3 \leq \frac{24}{20} k\Omega$$

$$\Rightarrow R_3 \leq \frac{7}{10} k\Omega \Rightarrow R_3 \leq 0.7k\Omega$$

(Choosing  $R_3 = 700\Omega$  gives Zener JUST at breakdown.

Any value  $< 700\Omega$  is better).

In constant current zener reference, we get  $V_o = V_z + 0.7$ .  
But, in series voltage regulator,  $V_o = \left(\frac{R_1 + R_2}{R_2}\right) V_z$ . So, any value can be set.

Disadvantage: See the op area.


$$V_o = 18V$$

$$R_1 + R_2 = 30k\Omega$$

So, current through  $R_1 - R_2$  path,  $I = \frac{18}{(R_1 + R_2)} = \frac{18}{30k\Omega} = 0.6mA$

very small value.

This circuit is a regulator, a supplier of a constant voltage. But, as it cannot supply a very large current, it won't be able to drive a load.



Now, for transistors

power dissip<sup>n</sup>

$$P_D = V_{CE} \times I_C$$

$$P_D = (V_{in} - V_o) \times I_C$$

large power dissip<sup>n</sup> can heat transistor.


As  $R_L \downarrow \Rightarrow I_L \uparrow$ .  
This excess current requirement is supplied from  $V_{in}$ , through transistor. The transistor gets loaded.

Remedy: Limit the amount of current ( $I_L$ ). This is done by current limiting circuit (PTO)

### • Current Limiting Circuits

To protect  $Q_1$  from excessive power dissipation, add  $Q_2$  in the previous circuit

Circuit 3



Potential diff. across  $R_{sc} = 0.7$  ( $V_{BE_{Q2}} = 0.7$ )  
 $\Rightarrow I_{R_{sc}} \approx \frac{0.7}{R_{sc}}$

As  $I_{B_{Q2}} \approx 0$  (base current  $\rightarrow 0$ )  
 So, any current flowing through  $R_{sc}$  comes from  $I_{E_{Q1}}$

So,  $I_{E_{Q1}} \approx I_{R_{sc}}$  ( $\forall$  practical purposes)

So, current coming out of  $Q_1 = 0.7$

Note:  $R_{sc}$  is in our hands.  $R_{sc}$  So, by apt. choice of  $R_{sc}$ , we can limit the current through pass transistor,  $Q_1$ .

Now, when load is connected ( $R_L$ ), it starts drawing current from circuit.

- If  $R_L$  is small,  $\exists$  no problem, as the current coming is small.


- If  $R_L$  is large:

We know:  $V_0 = V_2 \left[ 1 + \frac{R_1}{R_2} \right]$

$\rightarrow 6$        $20k\Omega$

$\leftarrow 10k\Omega$

$\Rightarrow V_0 = 18V$



Some current was already going through  $R_1 + R_2$

$$I_1 = I_{R_1 \& R_2} = \frac{18}{30} = 0.6 \text{ mA}$$

$$I = I_1 + I_L$$

$$\Rightarrow I = 0.6 + 0.18 = 0.78 \text{ mA}$$

If I adjust  $R_{sc}$  s.t  $I = 1 \text{ A}$ . So, it can easily supply current to both resistors ( $V_{BE_{Q_2}}$  is adjusting on its own)

If we start decreasing  $R_L$ . So, current requirement is increasing.  $\exists$  some point, when total current requirement becomes larger than 1 A (which can be supplied through  $R_L$ )

(Note  $I_1 \ll I_L$ . So, can be ignored)

At this stage,  $V_0 = V_2 \left( 1 + \frac{R_1}{R_2} \right) = 18$

$\& I_L = I_1 = 0.7$

$\xrightarrow{\text{max}} R_{sc}$

$\rightarrow$  This is the limit of current that can be given.


If  $R_L$  is further decreased, at this point  $V_0 = I_L \cdot R_L$

$\text{max}$

$$V_o = I_{L_{max}} \cdot R_L$$

$$\Rightarrow V_o = \left( \frac{0.7}{R_{sc}} \right) R_L$$

$I_L$  cannot supply more than  $I_{L_{max}}$ .  
So, as  $R_L \downarrow$ ,  $V_o$  starts to decrease.



The moment  $I_{L_{max}}$  is reached,  
 $Q_2$ : saturated &  $Q_1$ : off

Why?

Note:  $V_o \downarrow$  as  $R_L \downarrow$   
But current through  $R_L$   
maintains at  $I_{L_{max}}$ .

$Q_2$ : saturated  
 $\Rightarrow$  EB:FB, CB:FB


Base of  $Q_1$  is RB  
 $\Rightarrow$  off

( $I_{L_{max}} = 1A \Rightarrow$   
if  $\frac{V_o}{R_L} = 1A$  i.e.  $R_L = 18\Omega$ ,


This is point of saturation)

Now, say  $R_L \approx 1\Omega$ ; We are flowing 1A current through such small  $R_L$ . So, load will burn. So, current foldback circuit is used to prevent this.

i.e., make characteristics changed:



## \* IC VOLTAGE REGULATOR ( $\mu A 723$ )



$Q_1$  &  $Q_2$ : to limit of current

→ Using a constt. current source makes  $V_Z$  fix at constt. value.

Can operate in 2 modes: low voltage mode & high voltage mode.


Low Voltage Regulator

( $V_o = 2V$  to  $7V$ )

Current limit transistor remains non-conductive

# POWER AMPLIFIERS

- Used to deliver large power to the load
- Normally, from 0.5W to more than 10KW
- at certain freq.  $\frac{P_{out}}{P_{in}} \rightarrow$  very high
- Voltage need not be amplified (Power is amplified)



$$P_o = \frac{V_L^2}{R_L}$$

$\hookrightarrow$  If  $V_L = V_o \sin \omega t$

$\Rightarrow$  its varying with time

So, average value of power can be calculated

$\rightarrow$  avg. value of  $P_o$

$$\langle P_o \rangle = \frac{V_o^2 \sin^2 \omega t}{R_L}$$

$$= \frac{V_o^2}{R_L} \left( \frac{1}{2} \right)$$

Extra :

If  $y(t) = y_o \sin \omega t$

$$\langle y(t) \rangle = \frac{1}{2\pi} \int_0^{2\pi} y_o \sin \omega t dt$$

$= 0,$

$\rightarrow$  As true average = 0

$\Rightarrow$  we use RMS value.

So,  $\sqrt{\langle y^2(t) \rangle} \equiv$  r.m.s

$$\langle y^2(t) \rangle = \frac{1}{2\pi} \int_0^{2\pi} y_o^2 \sin^2 \omega t dt$$

$$\langle y^2(t) \rangle = \frac{y_o^2}{2}$$

$$\Rightarrow \sqrt{\langle y^2(t) \rangle} = \frac{y_o}{\sqrt{2}} = \text{rms value}$$


$$\Rightarrow \langle P_o \rangle = \frac{V_o^2}{2R_L} = \text{Avg. power}$$

for a sinusoidal signal

# ★ Basic Considerations

## (1) • High Efficiency ( $\eta$ )

Any amp. has large i/p impedance.  
 $\Rightarrow$  it doesn't take large i/p current  
 So, i/p power is low. (negligible)  
 Now, amplification of low power to a very high power is done. This is done through batteries



So, basically, takes part of DC power & converts it to a large o/p power

$$P_{\text{output}} + P_{\text{dissipation}} = \underbrace{P_{\text{input}}}_{\text{almost negligible}} + P_{\text{DC}}$$

$$\Rightarrow P_{\text{DC}} = P_o + P_{\text{diss}}$$

Efficiency  $\Rightarrow P_{\text{diss}}$  shouldn't be there, if possible

If  $P_{\text{DC}} = P_o$ , efficiency = 100%

$$\eta = \frac{P_o}{P_s} \rightarrow \text{o/p power.}$$

$\rightarrow$  Supplied power  $\equiv P_{\text{DC}}$ .

(2) High heat transfer or thermal conductivity

\* Note:  $P_{\text{dissipation}}$  cannot be completely zero.


( $\because$  As high current flows through  $R_L$ , junction temp can  $\uparrow$ . To avoid it, HEAT SINKS are placed in the op stage)

(3) High  $o_p$  current, low  $o_p$  impedance.


(4) Minimum Distortion.

(5) Large Signal Operation.

\* For a BJT under SMALL SIGNAL, we can model the transistor as: -



$\therefore$  Such models are NOT applicable ( $\because$   $\nexists$  large signals & high currents)




If  $i_c$  has to be large enough to supply to load, it cannot function

Good

★ Extra

Why large signal doesn't work in such small signal models?



By junction char,

$$i_c = I_s \left[ e^{\frac{v_{BE}}{V_T}} - 1 \right]$$

$$\Rightarrow I_c + i_c = I_s \left[ e^{\frac{v_{be}}{V_T}} \cdot e^{\frac{V_{BE}}{V_T}} - 1 \right]$$

Assume  $V_{BE} \approx 0.7V$

&  $v_{be}$  = signal voltage  
≡ assumed very small

$$\Rightarrow V_{BE} + v_{be} \approx 0.7$$

$$\Rightarrow I_c + i_c = I_s \left[ e^{\frac{v_{be}}{V_T}} e^{\frac{V_{BE}}{V_T}} \right]$$

$$\Rightarrow I_c + i_c = I_c \left[ e^{\frac{v_{be}}{V_T}} \right]$$

$$\Rightarrow i_c = I_c \left[ e^{\frac{v_{be}}{V_T}} - 1 \right]$$

Signal collector current ←

$$\Rightarrow i_c = I_c \left[ e^{\frac{v_{be}}{V_T}} - 1 \right]$$

→ non-linear.

Now, we supply very very small signal

$$i.e., v_{be} \ll V_T.$$

Now

$$e^x = 1 + x + \frac{x^2}{2} + \dots$$

as  $x$  i.e.  $\frac{v_{be}}{V_T}$  is very small

$\Rightarrow x^2$  is further small & can be ignored

So,

$$i_c = I_c \left( \frac{v_{be}}{V_T} \right)$$

$$\Rightarrow i_c = g_m (v_{be})$$

$\rightarrow$  a const

$\rightarrow$  So, now its linear rel<sup>n</sup>.  
(WORKABLE FOR SMALL)  
SIGNAL

If we use large signal,

$$i_c = I_c \left[ e^{\frac{v_{be}}{V_T}} - 1 \right]$$

Now, complete exponential terms have to be dealt. We cannot truncate.

So, relationship is non-linear

Hence,  $i_c = g_m v_{be}$  is no longer valid

$\Rightarrow$  We cannot use small signal models

Graphical <sup>methods</sup> are used for large signals to solve for currents & voltages.

Amplifiers will suffer from distortions under large signals.



Amplifier distortion :

Amplitude

Harmonic

Suppose i/p freq =  $\omega_s$ . If we get freq components at o/p =  $\omega_s, 2\omega_s, 3\omega_s, \dots$   $\rightarrow$  its harmonic distortion

$\exists$  another case like, consider,



Such a distortion is called Amplitude distortion

In a general case,

signal collector current is expressed as :

$$i_c = a_1 i_b + a_2 i_b^2 + \dots + a_n i_b^n \quad \text{--- (1)}$$

$\rightarrow$  non linear

$\rightarrow$  (Note : For small signal, we had  $i_c = \beta i_b$ )

$\rightarrow$  If  $\exists$  no distortion,  $i_c = a_1 i_b$  (Distortion free)

Consider a general case.

$$i_b = \text{sinusoidal signal} = I_{b_{rms}} \cos \omega t$$

$$\Rightarrow i_c = a_1 I_{bm} \cos \omega t + a_2 (I_{bm} \cos \omega t)^2 + \dots$$

Now

$$I_{bm}^2 \cos^2 \omega t = \left( \frac{\cos 2\omega t + 1}{2} \right) I_{bm}^2$$

$$i_c = I_c + i_c = \frac{I_{bm}^2}{2} + \frac{I_{bm}^2 \cos 2\omega t}{2}$$

DC term      cos 2ωt term


$$\Rightarrow i_c = I_c + \underbrace{a_1 I_{bm}}_{B_1} \cos \omega t + \underbrace{a_2 \frac{I_{bm}^2}{2}}_{B_0} + \underbrace{a_2 \frac{I_{bm}^2}{2} \cos 2\omega t}_{B_2} + \dots$$

$$i_c = I_c + i_c = \underbrace{I_c}_{\text{const}} + \underbrace{B_1 \cos \omega t}_{\text{Amplified signal}} + \underbrace{B_2 \cos 2\omega t}_{\text{2nd harmonic}} + \dots$$


⇒ Harmonic distortion occurs.  
 ⇒ Amplitudes of harmonics  
 1st > 2nd > 3rd  
 So, 4th, 5th ... harmonics are usually ignored.

Graphically :

i/p  
(consider sine, here)



O/P  
(mixture of various sinusoids)



Harmonic Distortion is defined as

$$D_2 = \frac{|B_2|}{|B_1|} \rightarrow \text{2nd harmonic distortion}$$

$$D_3 = \frac{|B_3|}{|B_1|} \rightarrow \text{3rd " "}$$

$$D_4 = \frac{|B_4|}{|B_1|} \rightarrow \text{4th " "}$$

RMS of all these distortions = Total harmonic distortion (THD)

$$* \hookrightarrow D = \sqrt{D_2^2 + D_3^2 + D_4^2 + \dots}$$

\* Op Power delivered to the load.

$$P_o = I_o V_o$$

$$= I_o (I_o R_L)$$

$$\Rightarrow P_o = I_o^2 \cdot R_L; \quad I_o = \text{op current} = \text{signal collector current, } \hat{i}_c$$

$$\hookrightarrow \text{as } \hat{i}_c = I_c + B_0 + B_1 \cos \omega t + B_2 \cos 2\omega t + \dots$$

Power =  $P_{DC} + P_{AC} \rightarrow = P_o(t)$   
depends on time

$$(I_c + B_0)^2 R_L$$

$\Rightarrow \hat{i}_c$  depends on time. So, power depends on time.

$$(B_1 \cos \omega t + B_2 \cos 2\omega t + \dots)^2 R_L$$

Avg. Power,

$$\langle P_o(t) \rangle = \langle i_o^2(t) \rangle R_L \quad 7$$

↳ Taking only fundamental freq in the beginning.

$$\text{So, } i_o(t) = B_1 \cos \omega t$$

$$\Rightarrow \langle i_o(t) \rangle = \frac{B_1}{\sqrt{2}}$$

$$\Rightarrow \langle i_o^2(t) \rangle = \frac{B_1^2}{2}$$

$$\Rightarrow \langle P_o(t) \rangle \Big|_{\text{1st harmonic}} = \frac{B_1^2}{2} R_L = P_1, \text{ say } \rightarrow \textcircled{1}$$

$$\text{Similarly, } \langle P_o(t) \rangle \Big|_{\text{2nd harmonic}} = \frac{B_2^2}{2} R_L$$

Total Average AC power.

$$= \langle P_o(t) \rangle = (B_1^2 + B_2^2 + \dots) \frac{R_L}{2}$$

$$= \left( 1 + \left(\frac{B_2}{B_1}\right)^2 + \left(\frac{B_3}{B_1}\right)^2 + \dots \right) \frac{B_1^2 R_L}{2}$$

$$= (1 + D_2^2 + D_3^2 + \dots) P_1$$

$$\approx (1 + D_2^2) P_1$$

↳ others ignored  $\rightarrow$  small

$$\Rightarrow \boxed{\langle P_o(t) \rangle = (1 + D^2) P_1}$$

\*

Q Given:  $i_c = 100(1 + V_E) + 20(1 + V_E)^2$  mA  
in a power amplifier.

Determine  $I_{c0}$  &  $I_{avg}$  in mA & percent distortion.

Given: i/p  $V_E$  is sinusoidal, with max. value 0.5 V.

Sol<sup>n</sup> :-  $i_c = 100(1 + V_E) + 20(1 + V_E)^2$

↳ Put  $V_E \Rightarrow$  AC term = 0.

we get

$$I_c \text{ i.e. DC current} = 100 + 20 = 120 \text{ mA}$$

Now, Given:  $V_E = 0.5 \cos \omega t$

Now,

$$i_c = I_c + i_c$$

$$\Rightarrow i_c = 100 + 100(0.5) \cos \omega t + 20 \left( 1 + (0.5)^2 \cos^2 \omega t + 2(0.5) \cos \omega t \right)$$

Now, finding  $\langle i_c \rangle$

↳ Avg  $(\cos \omega t) = 0$

$$\Rightarrow \langle i_c \rangle = 100 + 20 + \left[ (0.5)^2 \cos^2 \omega t \right] \times 20$$

$$\left[ 1 + \frac{\cos 2\omega t}{2} \right]$$

$$= 100 + 20 + \left[ (0.5)^2 \left( \frac{1}{2} \right) \right] \times 20 \quad \text{Avg} = 0$$

$$= 120 + 2.5$$

$$\Rightarrow I_{avg} = 122.5 \text{ mA}$$

Now,  $D = \sqrt{B_2^2 + B_3^2 + \dots}$

$|B_1|$

In the given expression,  $B_3, B_4, \dots = 0$ .

$\Rightarrow$

$D = \frac{|B_2|}{|B_1|} \times 100$

$\Rightarrow D = \frac{2.5}{70} \times 100 = 3.57\%$


coeff. of  $\cos^2 \omega t$   $\rightarrow$  coeff. of  $\cos \omega t$ .

## ★ CLASSIFICATION OF POWER AMPLIFIERS

Class A: Conducting for complete cycle (1)

Class B: Conducts for half cycle. So, 2 transistors are needed for full cycle.

Class AB: At region close to cut off, both transistors are working. At region below a certain value, A works. & above a certain value, B works.



(Receiver gets the same o/p, just in different ways)


\* Emitter follower  $\Rightarrow$  if  $v_p$  voltage =  $V_o$ , o/p voltage =  $V_o$  (same)  $\equiv$  Voltage follower

Avg. AC power across load  $R_L$ , with  $v_o(t)$  &  $i_o(t)$  (instantaneous voltage & current)

$$P_L = \frac{1}{T} \int_0^T i_o(t) v_o(t) dt$$

Power Conversion Efficiency :  $\eta = \frac{P_L}{P_{IN}}$

Power Dissipation :  $P_D = P_{IN} - P_L = P_L \left( \frac{1}{\eta} - 1 \right)$



DC power converted to AC power

So, in above diagram, by conserv<sup>n</sup> of energy


$$P_{\text{signal}} + P_s = P_{\text{Load}} + P_{\text{dissipation}}$$

generally very small

due to  $V_s^+$  &  $V_s^-$   
 $= P_{s^+} \& P_{s^-}$


(Generally ignored)  $\Rightarrow P_s = P_L + P_D$

# Common collector configur<sup>n</sup>



From  $Q_3$ , voltage across its terminals  $\approx 0.7$  (note:  $Q_3$  is FB)

$A_B, B$  &  $E$  of  $Q_2$  also remain at a constt voltage  $0.7V$ . So,  $I$  remains constt



\* Power dissipated by  $Q_1 = P_B = V_{CE(+)} \cdot I_{E1}$

$$\Rightarrow P_{D1} = (V_{CC} - 0)(I)$$

$$\Rightarrow P_{D1} = V_{CC} I$$

$\hookrightarrow$  Circuit dissipates

this power  $\rightarrow$  drains battery

Quiescent cond<sup>n</sup>: Cond<sup>m</sup> with no i/p. Current  $I$  flows through  $Q_2$ . Nothing goes through  $I_L$ . Here,  $I_{E1} = I$ .


As +ve value is supplied by  $I_{E1}$ ,  $I_{E1} \neq I$  any longer. Hence, it becomes  $I_L = I_{E1} - I$ .

For -ve value,  $I_{E1} < I$

\* Drawback of class A : In case of NO supply ( $V_i = 0$ )


But,  $Q_1 =$  power amp = ON (still not OFF). It is in Q-state. So,  $\exists$  large power dissip<sup>n</sup> through transistor in standby mode

Transistor  $Q_1$  has to be designed in such a way that when we see operating point limit, we can find when it goes to cut off or satur<sup>n</sup>.



Class A : For transistor to be class A, it should give op for complete 1 cycle (at least) without going to cut off

\* Transfer characteristics




can occur in 2 ways  
If  $Q_1$  goes to cut off before  $Q_2$  goes to satur<sup>n</sup>, limiting value of current =  $-I R_L$

one of the two ways will be applied depending on what comes first (that is used for lower end of transfer char.)

When  $Q_2$  goes to satur<sup>n</sup>,  $V_{CE} |_{Q_2} = 0.2$   
So, current =  $(-V_{CC} + V_{CE_{sat}})$

Assume :  $I_L < V_{CC} - V_{CE_{sat}}$

For ideal voltage follower,  $V_o = V_i$



$\rightarrow$  goes through origin

Continued later

Q1) Design class A power amp

$$V_{CC} = \pm 15 \text{ V}$$

$$V_{CE \text{ sat}} = 0.2 \text{ V}$$


$$V_{BE} = 0.7 \text{ V}$$

$\beta = \text{very large}$

$$R_i = 1 \text{ k}\Omega$$


Find: (a) Value of  $R$  for largest possible op signal swing.

(b) Resulting op signal swing & corresponding emitter current.



The largest value of  $I_e$   
 $\approx -V_{IC} + V_{CE2 \text{ sat}}$


largest possible swing of current.



Find the value of  $R$  s.t.

$$I = 14.8 \text{ mA} \left( \frac{-V_{CC} + V_{CE \text{ sat}}}{R} \right)$$

$$(R_L) \rightarrow 10^3$$



From previous figs

$$I_R = I_{C3} + I_{B3} + I_{B2}$$

$$= I_{E3} + I_{B2}$$

As emitter for both transistors is common, & if  $Q_2 = Q_3$ , then,

$$I_{C3} = I_{C2}$$


Considering  $I_{B3} \approx 0$

$$\Rightarrow I_{C3} = I_{E3}$$

$$\Rightarrow I_R = I_{C3} + I_{B2}$$

$$\text{Now, } R \leq \frac{V_R}{I_R} = \frac{0 - 0.7 - (-15)}{14.8} \approx 0.97 \text{ k}\Omega$$


(b) Max. cond<sup>n</sup>:  $I$  goes through  $Q_2$  &  $I$  goes through  $R_L \Rightarrow 2I$  is supplied from  $+V_{CC}$



$$V_{o \text{ min}} = (-V_{CC} + 0.2) = -14.8$$

$$V_{o \text{ max}} = +V_{CC} + V_{CE2 \text{ sat}} = +14.8$$

When  $V_o = V_{o \text{ max}}$  → A sinusoid



$$I_{E1} = I + I_L = 14.8 + \frac{14.8}{1 \text{ k}\Omega} \approx 29.6 \text{ mA}$$

When  $V_o = V_{o \text{ min}}$


$$I_{E1} = I - I_L = 14.8 - \frac{14.8}{1 \text{ k}\Omega} \approx 0 \text{ mA}$$

\* Power Dissipation in Q<sub>1</sub>  
Instantaneous power dissipation in Q<sub>1</sub>?


$$P_{D1} = V_{CE1} i_{c1}$$

$$P_{D1} = (V_{CC} - V_o) \times \left( I + \frac{V_o}{R_L} \right)$$

$$\Rightarrow P_{D1} = V_{CC} I + \left( \frac{V_{CC} - I}{R_L} \right) V_o - \frac{V_o^2}{R_L}$$



\* Finding efficiency of Class A Power amplifier:  
Consider the following circuit.



Clearly,  $i_{E1} = I + i_L$

&  $i_L = \frac{V_o}{R_L} = \left( \frac{V_o}{R_L} \right) \sin \omega t$

$\rightarrow I_o$

current mirror simplified to a constt. current

Note: Max. value of  $i_L = I$   
 $i_L$  should be  $I \sin \omega t$ .  
 As  $i_{E1} = I + i_L$ ,  
 we cannot take  $i_{E1}$  below 0. So,  $i_{E1 \min} = 0$  (cut off of transistor)  
 $\Rightarrow I + i_L = 0$   
 $\Rightarrow i_L = \text{sinusoid} = I \sin \omega t$

In general,  $i_L = I_0 \sin \omega t$   
 (generally, we keep  $I_0 < I$ )  
 supplied by current source

Now, supplied power =  $\pm V_{cc}$   
 $\& \langle P_s^+ \rangle = ?$  (Avg. power supplied by +ve battery)

Now, Instantaneous  $P_s^+ = V_{inst} \times I_{inst}$   
 $= V_{cc} \times i_{E1}(t)$   
 no change

$$\Rightarrow \text{Instantaneous } P_s^+ = V_{cc} \times (I + i_L(t))$$

$$= V_{cc} \times (I + I_0 \sin \omega t)$$

$$= V_{cc} \times (I + \frac{V_0 \sin \omega t}{R_L})$$

$$\Rightarrow \text{Instantaneous } P_s^+ = V_{cc} I + \frac{V_{cc} V_0 \sin \omega t}{R_L}$$

$$\Rightarrow \text{Avg } P_s^+ = \langle P_s^+ \rangle = \langle V_{cc} I + \frac{V_{cc} V_0 \sin \omega t}{R_L} \rangle$$

$$= \langle V_{cc} I \rangle + \langle \frac{V_{cc} V_0 \sin \omega t}{R_L} \rangle$$

$$= V_{cc} I + \frac{V_{cc} V_0 \langle \sin \omega t \rangle}{R_L}$$

$$\Rightarrow \langle P_s^+ \rangle = V_{cc} I$$

Now,

$$\langle P_s^- \rangle = ?$$

$$P_s^- = \text{Instantaneous } P_s^- = V_{cc} I$$

$$\Rightarrow \langle P_s^- \rangle = V_{cc} I$$

$$\Rightarrow \langle P_s \rangle = \langle P_s^+ \rangle + \langle P_s^- \rangle$$

$$\Rightarrow \langle P_s \rangle = 2V_{cc} I$$

o/p (load) dissipation (Heat)

$$\langle P_L \rangle \quad \langle P_D \rangle$$

$$\text{Now, } P_L(t) = (I_{inst} V_o)(I_{inst} I_o)$$

$$= i_L(t) v_L(t)$$

$$= (I_o \sin \omega t)(V_o \sin \omega t)$$

$$\Rightarrow P_L(t) = \frac{V_o^2 \sin^2 \omega t}{R_L}$$


$$\Rightarrow \langle P_L \rangle = \frac{V_o^2}{R_L} \langle \sin^2 \omega t \rangle$$

$$\Rightarrow \langle P_L \rangle = \frac{V_o^2}{2R_L}$$


Now, power is dissipated across transistor & current  
 mirror; Now

$$P_{D2} = ? \quad \& \quad P_{D1} = ?$$

Idea:



So,




$$\Rightarrow P_{D2}(t) = [V_o - (-V_{cc})] I$$

$$= (V_o + V_{cc}) I$$

$$\Rightarrow P_{D2}(t) = (V_o \sin \omega t + V_{cc}) I$$

$$\Rightarrow \langle P_{D2} \rangle = V_{cc} I$$



$$\Rightarrow P_{D_1}(t) = (V_{CC} - V_o) i_{E_1}(t)$$

$$= (V_{CC} - V_o \sin \omega t) (i_{L_1}(t) + I)$$

$$= (V_{CC} - V_o \sin \omega t) (i_L \sin \omega t + I)$$

$$\Rightarrow P_{D_1}(t) = (V_{CC} - V_o \sin \omega t) \left( \frac{V_o \sin \omega t}{R} + I \right)$$

$$\Rightarrow \langle P_{D_1} \rangle = \left\langle (V_{CC} - V_o \sin \omega t) \left( \frac{V_o \sin \omega t}{R} + I \right) \right\rangle$$

$$= \left\langle \frac{V_{CC} V_o \sin \omega t}{R} + V_{CC} I - \frac{V_o^2 \sin^2 \omega t}{R} - V_o I \sin \omega t \right\rangle$$

$$\Rightarrow \langle P_{D_1} \rangle = 0 + V_{CC} I - \frac{V_o^2}{R} \left( \frac{1}{2} \right) - 0$$

$$\Rightarrow \langle P_{D_1} \rangle = V_{CC} I - \frac{V_o^2}{2R}$$

$$\Rightarrow \langle P_D \rangle = \langle P_{D_1} \rangle + \langle P_{D_2} \rangle$$

$$= V_{CC} I - \frac{V_o^2}{2R} + V_{CC} I$$

$$\langle P_D \rangle = 2V_{CC} I - \frac{V_o^2}{2R}$$

Checking: We should get

$$\langle P_S \rangle = \langle P_D \rangle + \langle P_L \rangle$$

$$\Rightarrow 2V_{CC} I = 2V_{CC} I - \frac{V_o^2}{2R} + \frac{V_o^2}{2R}$$

$$\Rightarrow 2V_{CC} I = 2V_{CC} I$$

So, satisfied.

Note: We use  $P_L$  to drive a load

$\Rightarrow \langle P_L \rangle = \text{useful power}$

& we use  $P_S$  to give supply

$\Rightarrow \langle P_S \rangle = \text{supplied power}$


So,

$$\text{efficiency, } \eta = \frac{\langle P_L \rangle}{\langle P_S \rangle}$$

$$= \frac{V_o^2 / 2R_L}{2V_{CC}I}$$

$$\Rightarrow \eta = \frac{V_o^2}{4V_{CC}IR_L}$$

$V_o$ : peak value of voltage across load  
 & practical purposes,  $V_o|_{\text{max}} = V_{CC}$



(Ignoring drop due to  $V_{CE}$   
 $= 0.2V$ )

Also, under limiting cond<sup>n</sup>,

$$(I R_L) = V_{CC}$$

(Actually,  
 $I R_L > V_{CC}$ )

$$\Rightarrow \eta = \frac{(V_{CC})^2}{4(V_{CC})(V_{CC})}$$

$$\Rightarrow \eta = 25\%$$

$\hookrightarrow$  max efficiency of class A amp.

Q.1A) Continued...

If amp. is designed for a 10V peak sinusoid of voltage,  
 what is power conversion efficiency?

- \* Class A: Only one transistor used to take i/p signal & supply power at i/p. So, this transistor should be ON for entire dur<sup>n</sup> of i/p signal

Puffin

Date \_\_\_\_\_  
Page \_\_\_\_\_

Sol<sup>n</sup> :-  $(V_o)_{\text{max}} = 14.8$

$$\eta = \frac{P_L}{P_B} = \frac{1}{4} \frac{\langle V_o \rangle^2}{I_{R_L} V_{CC}} = \frac{10^2}{4 \times 14.8 \times 1 \times 15} = 11.3\%$$

- \* Disadvantages of Class A

↳ low efficiency

↳ unnecessary power drainage (through Q1)

- \* Advantage


↳ Very good quality of p : Low distortion.

↳ works on linear region of transfer char.  $\Rightarrow$  sinusoidal i/p gives sinusoidal o/p (pure).

↳ used for low power circuit.

Basic problem in Class A is that I'm supposed to choose an operating pt. in the middle.

If we choose a region near cut off or satur<sup>n</sup>, we won't have excess power drainage (when Amp. not in use), but, the signal distortion comes.



Note : Class A has only a single power transistor (Q1). Other transistor (Q2) is just a current mirror circuit (to bias).

# ★ CLASS B


both emitter followers

Puffin

Date \_\_\_\_\_

Page \_\_\_\_\_

Alternative: Use two transistors to share the ip signal.




Same signal is presented to both transistors.

Q1, Q2 are in cut off region.

For a +ve voltage, Q1 is on (nnp) & Q1 gives current at op, but Q2 is off.

For -ve voltage supply, Q2 is on (pnp), & it gives current at op, but Q1 is off.



Advantage: Quiescent power drain = 0.


So, high efficiency comes ( $\approx 78\%$ )

Disadvantage: Notice that when Q1 is on, Q2 remains off. As soon as Q1 gets off, Q2 gets on. But, there can exist delay. This will lead to O/P like:-

CROSSOVER


Distortion

(when the cut-in voltage reqd to start the transistor is not reached)



change over is not immediate.

If I'm operating in cut-off region, I need some voltage to come to active region. Due to this voltage requirement, during crossover (from +ve to -ve cycle), both transistors go through a DEAD ZONE (no op region). Hence, distortion comes



For +ve half cycle of  $i_p$  ,  $Q1 = \text{on}$  comes from +Vcc  $\Rightarrow$  +ve  
 $Q2 = \text{off}$   
 $\Rightarrow i_L = I_{E Q1}$  &  $V_o = V_i$

-ve half cycle of  $i_p$  ,  $Q1 = \text{off}$   
 $Q2 = \text{on}$   
 $i_L = I_{E Q2}$  &  $V_o = V_i$



So, actually, if  $i_p =$  comes to -Vcc. So, -ve.  
 Current from  $Q1 =$    
 Current from  $Q2 =$

Case 1


$V_I = 0 \Rightarrow i_p = 0$   
 $\Rightarrow Q1, Q2 = \text{cut off}$   
 $\Rightarrow V_o = 0$

Case 2 :-  $V_I > 0.5 \Rightarrow$  cut in voltage needed for transistors to operate has exceeded.  
 So,  $Q1$  works  
 $\Rightarrow V_o = V_{\text{due to } Q1}$

Case 3 :-  $V_I < -0.5 \rightarrow Q2$  works  
 -ve satur<sup>n</sup>  $\Rightarrow V_o = V_{\text{due to } Q2}$



So, we get an op as :-



Note : ∵ Transfer Char are non linear, ∴ I don't get  $i_p = o/p$


∗ Class B has a MAJOR problem of Crossover distortion.

∗ Advantage of Class B :-  
 No  $i_p \Rightarrow$  No power drain. ∴, entire  $i_p$  is nearly used as  $o/p$ .  
 ∴, power conversion efficiency is very high ( $\approx 78.5\%$  i.e.  $\frac{\pi}{4}$ )

∗ In class B, no DC cond<sup>n</sup> is req<sup>d</sup> ∵  $Q_1, Q_2$  are in out off.  
 ∗ In class A, DC cond<sup>n</sup> was req<sup>d</sup> ∵ operating pt had to be in the middle

∗ Disadvantage :  
 We don't get a pure sine wave.

∗ Efficiency Calculation for Class B.



We take avg power delivered to load =  $\langle P_L \rangle$ .

Now, supply power  $\left. \vphantom{\langle P_s \rangle} \right|_{\text{avg}} = \langle P_s \rangle = \langle P_s^+ \rangle + \langle P_s^- \rangle$ .

dissipated power  $\left. \vphantom{\langle P_D \rangle} \right|_{\text{avg}} = \langle P_D \rangle = \langle P_{DQN} \rangle + \langle P_{DBP} \rangle$ .

Efficiency,  $\eta = \frac{\langle P_L \rangle}{\langle P_s \rangle}$

$\rightarrow \approx 78.5\%$

end of course