

DIGITAL DESIGN NOTES

AKSHANSH CHAUDHARY

Digital Design Notes, First Edition

Copyright © 2013 Akshansh

ALL RIGHTS RESERVED.

Presented by: Akshansh Chaudhary
Graduate of BITS Pilani, Dubai Campus
Batch of 2011

Course content by: Dr. R. Mary Lourde
Then Faculty, BITS Pilani, Dubai Campus

Layout design by: AC Creations © 2013






The course content was prepared during Fall, 2012.

More content available at: www.Akshansh.weebly.com

DISCLAIMER: While the document has attempted to make the information as accurate as possible, the information on this document is for personal and/or educational use only and is provided in good faith without any express or implied warranty. There is no guarantee given as to the accuracy or currency of any individual items. The document does not accept responsibility for any loss or damage occasioned by use of the information contained and acknowledges credit of author(s) where ever due. While the document makes every effort to ensure the availability and integrity of its resources, it cannot guarantee that these will always be available, and/or free of any defects, including viruses. Users should take this into account when accessing the resources. All access and use is at the risk of the user and owner reserves that right to control or deny access.

Information, notes, models, graph etc. provided about subjects, topics, units, courses and any other similar arrangements for course/paper, are an expression to facilitate ease of learning and dissemination of views/personal understanding and as such they are not to be taken as a firm offer or undertaking. The document reserves the right to discontinue or vary such subjects, topic, units, courses, or arrangements at any time without notice and to impose limitations on accessibility in any course.

DIGITAL SYSTEM



0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

* BCD (Binary Coded Decimal)
Binary representⁿ of each of Decimal digits
(from 0-9)
eg: BCD for $(368)_{10} = (0011 \ 0110 \ 1000)$

Q. $(368)_{10} = (?)_2$

M1

2	368	
2	184	0
2	92	0
2	46	0
2	23	0
2	11	1
2	5	1
2	2	1
	1	0

$(101110000)_2$

M2

$368 = 256 + 112$
 $\quad \quad \quad \downarrow$
 $\quad \quad \quad 64 + 48$
 $\quad \quad \quad \downarrow$
 $\quad \quad \quad 32 + 16$

* +ve logic :
 On, High, yes, true are represented as 1 & off of that by 0, its called +ve logic in Digital Sys

* -ve logic :-

High	Low	}	Notation by
On	Off		
Yes	No		
True	False		
1	0		
0	1	:	+ve logic
		:	-ve logic

* AND gate definⁿ (fn) :-
Its ~~out~~ op will be high only when all the ip_s are high.

* Truth table:
A table which gives all op_s state by state for each combinⁿ of ip_s state!

* Truth table for AND gate

	A	B	op (A·B) = F	
4 possibilities	High (H)	low (L)	L	}
no. of var	H	H	H	
2	L	L	L	
	L	H	L	
				} go. from low to high in general

Assuming +ve logic			Assuming -ve logic		
A	B	F	A	B	F
0	0	0	1	1	1
0	1	0	1	0	1
1	0	0	0	1	1
1	1	1	0	0	0

+ve logic AND = -ve logic OR.

* Buffer is used to cause delay, store same data for a while.

Puffin

Date _____

Page _____

* Gates

Name	Graphic symbol	Algebraic (Boolean)
• AND		$F = X \cdot Y$
• OR		$F = X + Y$
• Inverter (NOT)		$F = X'$
• Buffer		$F = X$
• NAND		$F = (X \cdot Y)'$
• NOR		$F = (X + Y)'$
• Exclusive-OR (XOR)		$F = XY' + X'Y$ $= X \oplus Y$
• Exclusive-NOR (XNOR) or Equivalence	 <small>odd f^n logic gate (o/p is high ^{ONLY} when odd no. of i/p are high)</small>	$F = XY + X'Y'$ $= (X \oplus Y)'$

* $X' = \bar{X}$

* For n no. of bits, $\exists 2^n$ combin^{ns} (0 to $2^n - 1$)

• How to write a Boolean exprⁿ.
Possible expression for n i/p giving a high o/p.

Way to remember binary equivalent of some digits -

	A	B	C	A	B	$A \oplus B$	$F = A'B + AB'$	F'
0	0	0	0	0	0	0		
1	0	0	1	0	0	0		
2	0	1	0	0	1	1		
3	0	1	1	0	1	0		
4	1	0	0	1	0	1		
5	1	0	1	1	0	0		
6	1	1	0	1	1	0		
7	1	1	1	1	1	0		

★ MINTERMS

	x	y	z	Term	Designation
	0	0	0	$x'y'z'$	m_0
	0	0	1	$x'y'z$	m_1
(high)	0	1	0	$x'yz'$	m_2
	0	1	1	$x'yz$	m_3
	1	0	0	$xy'z'$	m_4
	1	0	1	$xy'z$	m_5
	1	1	0	xyz'	m_6
	1	1	1	xyz	m_7

★ MAXTERMS

— DO —

★ High o/p (1) gives minterms -

★ Low o/p (0) gives maxterms.

	x	y	z	f ₁	f ₂
Q	0	0	0	0	0
	0	0	1	1	0
	0	1	0	0	0
	0	1	1	0	(1)
	1	0	0	1	0
	1	0	1	0	(1)
	1	1	0	0	(1)
	1	1	1	1	(1)

$$\begin{aligned}
 f_1(x, y, z) &= x'y'z + xy'z' + xyz \\
 &= m_1 + m_4 + m_7 \\
 &= \text{Sum of Product (SOP)} \\
 &= \text{SO minterms} \\
 &= \Sigma(1, 4, 7) \text{ (canonical form)}
 \end{aligned}$$

$$\begin{aligned}
 f_1(x, y, z) &= (x+y+z)(x+y'+z)(x+y'+z') \\
 &\quad (x'+y+z)(x'+y'+z) \\
 &= M_0 M_2 M_3 M_5 M_6 \\
 &= \text{Product of Sum (POS)} \\
 &= \Pi(0, 2, 3, 5, 6)
 \end{aligned}$$

$$\text{Hly, } f_2 = \Sigma(3, 5, 6, 7), f_2 = \Pi(0, 1, 2, 4)$$

* Two level & 3 level circuit

only 2 times the delay of each logic gate.

delay in circuit before it reaches o/p.

* Rules of Boolean Algebra .

- $X + XZ = X$
- $X(X+Y) = X$
- $(X+Y)(X+Z) = X+YZ$
- $X + \bar{X}Y = X+Y$
- $XY + YZ + \bar{Y}Z = XY + Z$

* Operator precedences : assigning priority

a. ()

b. NOT

(c) AND


(d) OR

* De' Morgan's theorem :-


$$\overline{X+Y} = \bar{X} \cdot \bar{Y}$$

$$\overline{X \cdot Y} = \bar{X} + \bar{Y}$$

AND-INVERT = INVERT-OR



OR-INVERT = INVERT-AND




* Universal Logic Gate:


NAND

NOR.

- OR gate using NAND



- AND gate using NOR




Q



$A \oplus 0 = A$	$A \oplus 0$	$A \oplus 0$
$A \oplus 1 = \bar{A}$	$0 \oplus 0$	$0 \oplus 1$
$A \oplus A = 0$	$1 \oplus 0$	$1 \oplus 1$
$A \oplus \bar{A} = 1$	$A \oplus 1$	$A \oplus 1$
	$0 \oplus 1$	$1 \oplus 1$
	$1 \oplus 1$	$0 \oplus 1$

*** ODD PARITY GENERATOR**

If no. of high ip_s is ODD, o/p = high.

3 bit odd parity generator circuit







Q. Implementation using NAND gate

$$\begin{aligned}
 F(A, B, C) &= \sum (3, 5, 6, 7) \\
 &= \bar{A}BC + A\bar{B}C + ABC\bar{C} + ABC \\
 &= \bar{A}BC + A\bar{B}C + ABC(\bar{C} + C) \\
 &\quad + AC(B + \bar{B}) \\
 &\quad + BC(CA + \bar{A}) \\
 &= AB + BC + AC
 \end{aligned}$$

[Taken ABC 3 times]
 $\therefore x + x + x = x$






logically : $\overline{\overline{AB + BC + AC}}$
 $= \overline{\overline{AB} \cdot \overline{BC} \cdot \overline{AC}}$
 $= \overline{\overline{AB} \cdot \overline{BC}} + \overline{\overline{AC}}$
 $= \overline{\overline{AB}} + \overline{\overline{BC}} + \overline{\overline{AC}}$
 $= AB + BC + AC$

Implementⁿ using NOR gate

POS form = $\Pi(0, 2, 4)$
 $= (A+B+C) \cdot (A+B+\overline{C}) \cdot (A+\overline{B}+C) \cdot (A+B+\overline{C})$
 $= (A+B+C) \cdot (A+B+\overline{C}) \cdot (A+\overline{B}+C) \cdot (A+B+\overline{C})$
 $= (A+B) \cdot (A+C) \cdot (B+C)$



logically : $\overline{\overline{(A+B) \cdot (A+C) \cdot (B+C)}}$
 $= \overline{\overline{(A+B)} \cdot \overline{(A+C)} + \overline{(B+C)}}$
 $= \overline{\overline{A+B}} + \overline{\overline{A+C}} + \overline{\overline{B+C}}$

$$\begin{aligned}
 Q. \quad F(A, B, C) &= A + \bar{B}C \\
 &= A \cdot (B + \bar{B})(C + \bar{C}) + (A + \bar{A}) \bar{B}C \\
 &= \underbrace{ABC} + \underline{A\bar{B}\bar{C}} + \underline{A\bar{B}C} + \underline{A\bar{B}\bar{C}} + \underline{A\bar{B}C} + \underline{A\bar{B}C}
 \end{aligned}$$

$$\begin{aligned}
 \underline{\text{SOP}} &\leftarrow = \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC \\
 &= \sum (1, 4, 5, 6, 7) \\
 &= \pi (0, 2, 3)
 \end{aligned}$$

$$\begin{aligned}
 &= (A+B+C) \cdot (A+\bar{B}+C) \cdot (A+\bar{B}+\bar{C}) \\
 &= (A+C+B\bar{B}) \cdot (A+B+C) \cdot (A+B+\bar{C})
 \end{aligned}$$

Digital Design Notes
 Akshansh

* BCD code : Binary Coded Decimal : (0-9)

* 8421 code (Binary Code) : 0-15
(2³ 2² 2¹ 2⁰)

NUMBER SYSTEMS & BINARY CODES

BINARY ADDITION

* $1 + 1 = 0$ & a CARRY

A	B	Sum	Carry		
0	0	0	0	1 0 1 0	10
0	1	1	0	+ 1 1 0 0	+ 12
1	0	1	0	(1) 0 1 1 0	<u>22</u>
1	1	0	1	= 2 + 4 + 16	

BINARY SUBTRACTION

$0 - 0 = 0$

$1 - 0 = 1$

$0 \times 2^0 +$
 $1 \times 2^1 = 2$
 $2 - 1 = 1$
borrow
from second
bit

(1) 0 - 1 = 1

$1 - 1 = 0$

A	B	Difference = A-B	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\begin{array}{r} 111 \\ - 101 \\ \hline 010 = 2 = 2 \end{array}$$

GRAY CODE CIRCUIT

MSB
* 2421



For 1st 5 representth (0-4) keep MSB = 0.
From 5-9, keep MSB = 1 (weightage = 2)
& distribute the rest accordingly.

Add 3 to every decimal & convert to binary

only 1 bit change before
Puffin conversions.
 Date _____
 Page _____

★ Decimal no.	Binary BCD/8421	$X_3=3$	Gray code	(2421)
0	0000	0011	0000	0000
1	0001	0100	0001	0001
2	0010	0101	0011	0010
3	0011	0110	0010	0011
4	0100	0111	0110	0100
5	0101	1000	0111	1011
6	0110	1001	0101	1100
7	0111	1010	0100	1101
8	1000	1011	1100	1110
9	1001	1100	1101	1111

★ GRAY CODE CIRCUIT



*** CHARACTERISTICS OF IC :**


1. NOISE MARGIN
2. PROPAGATION DELAY
3. POWER DISSIPATION ($P_{avg} = V_{cc} \cdot I_{cc(avg)}$)
4. FAN IN / FAN OUT

what's current driven when off is less

→ no. of i/p & o/p that can be connected to an IC

$$I_{cc} = \frac{I_{cc_{High}} + I_{cc_{Low}}}{2}$$

Q Plot the following




* t_p : time propagation \equiv time delay $= \frac{t_{pLH} + t_{pHL}}{2}$.

* t_{pLH} : time delay from low to high (rising edge)

* t_{pHL} : time delay from high to low (falling edge)

2. Noise Margin (NM)

Noise signal each of the logic gate can accommodate in the i/p without having any logic change in the o/p.



$$NM_L \text{ (Low Noise Margin)} = V_{IL} - V_{OL}$$

$$NM_H = V_{OH} - V_{IH}$$

4. FAN IN / FAN OUT: No. of i/p or o/p, that we can connect to a particular logic gate.


• FAN OUT: will indicate the current carrying ^{handling} capability of an IC.

★ COUNTER CIRCUITS

4-BIT BINARY COUNTER


- Clock pulse: A square pulse with 50% duty cycle.
- Duty cycle: Durⁿ of transfer of power from i/p to o/p.

eg: DC = 50% \Rightarrow 50% of power is transferred from i/p to o/p.



\rightarrow controls at what TIME it'll change

- * LATCH: Stores 1 bit of info. (So, very basic device for holding data).




- Level triggered: when triggering done at high or low level.
- Edge triggered: when triggering done on \uparrow Rising edge (+ve Edge) or Falling edge (-ve edge).


- Latch is a level triggered device.
- Flip-flop is an edge triggering device.

Latches

SR Latch
(Using NOR gate)



SR Latch
(Using NAND gate)



It is designed to give complementary o/p.

★ SR flip-flop

If both of S & R are 1, (Q & Q-bar) are 0.

Way to remember

Set


Reset

(∵ S is 1 & o/p is 0 for NOR. 1ly for R)

S	R	Q_{t+1}	\bar{Q}_{t+1} (Previous state)
0	0	Q_t	\bar{Q}_t
0	1	0	1
1	0	1	0
1	1	0	0

Redundant state


Invalid



its setting up

its clearing the o/p

★ JK flip flop (removing redundant state)




J	K	Q_{t+1}
0	0	Q_t
0	1	0
1	0	1
1	1	\bar{Q}_t


Invalid state rectified.

* Representation


• SR Latch



• SR flip flop



• +ve edge triggered SR flip flop




• -ve edge triggered SR flip flop



• JK flip flop




• Characteristic JK flip flop



↓ for delay/can be used as storage device

↓ same ip for both terminals
So, J K

• D flip flop



0 0 $Q(t)$
1 1 $\overline{Q(t)}$

called as T input



T	$Q(t+1)$
0	$Q(t)$
1	$\overline{Q(t)}$

D	$Q(t+1)$
0	0
1	1

→ T flip flop with $T_{fp} = 1$ is frequency divider circuit.

★

clk	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1



= 0000 initially (assumed)
Q₂ = 0

↓
See column wise.

Q. Given 8 kHz clock pulse. Design a circuit to get 1 kHz as o/p. :- Instead of 4 bits, use 3 bits i.e 3 flip flops that divide →

$$8 \rightarrow \frac{8}{2} \rightarrow \frac{8}{2^2} \rightarrow \frac{8}{2^3} = 1 \checkmark$$

NUMBER SYSTEMS

* Binary : Dec \rightarrow Binary

Q $(23.575)_{10} = (010111001001)_2$

$= (27.444)_8$

$= (17.93)_{16}$

* Imp
group 3 bits together
group 4 bits together

Q $(AF.3B)_{16} = ()_{10}$

$\rightarrow 15 \times 16^0 + 10 \times 16^1$
 $\rightarrow 3 \times 16^{-1} + 11 \times 16^{-2}$

$= (175.2304)_{10}$

Q $18 \frac{25}{64} = 18.390625$

$2/18$
2 9 0
2 4 1
2 2 0
2 1 0

$(10010.01100)_2$

Ans $10010. \frac{16+8+1}{64}$

$\frac{16}{64} + \frac{8}{64} + \frac{1}{64}$

$\frac{78}{64} + \frac{56}{64} = \frac{134}{64} = 11 \frac{1}{2}$

$$10010. \frac{1}{4} + \frac{1}{8} + \frac{1}{64}$$

• 011001

$\frac{1}{2}$ isn't there $\rightarrow \frac{1}{4}$ is there & so on till $\frac{1}{64}$

Q. $(517)_8 = (?)_{16}$

→ BCD

→ $(101\ 001\ 111)$ group into 4

$(14F)_{16} \rightarrow (335)_{10}$

18
 (00011000)

Q. $(517)_{16} = (?)_2 = (?)_{10}$

$= 7 \times 16^0 + 1 \times 16 + 5 \times 16^2$
 $= 7 + 16 + 1280$
 $= 1303$

2^{13}
 8192
 2^{12}
 4096
 2^{11}
 2048
 2^{10}
 1024
 2^9
 512
 2^8
 256
 2^7
 128
 2^6
 64
 2^5
 32
 2^4
 16
 2^3
 8
 2^2
 4
 2^1
 2
 2^0
 1

0111

0101 0001 0111

→ $(?)_2$ ✓
 $(010100010111)_2$

4 bit equivalent for each digit of hexadecimal

* SUBTRACTION USING COMPLEMENTS :

Complement = Max no. it can represent —
our given no./bits

eg: $A = 0110$

$$A' = 1111 - 0110$$

$$\text{1's Complement } \underline{1001}$$

$$+ 1$$

$$\text{2's complement } 1010$$

* In decimal sys, max. no. it can represent is 9
So, \exists 2 complements

9's complement

& 10's complement

* For octal, 7's & 8th complement

* For hexadecimal, 15's & 16's complement

eg :- $(365)_{16} \rightarrow$ 15's $C9A$
16's $C9B$

eg 15's complement = $29F$
16's = $29F$

$$+ 1$$

$$\underline{2A0}$$

$(365)_8$

7's $\rightarrow 777 - 365 = 412$

8's $\rightarrow 412 + 1 = 413$

* One's complement method of Subtraction
 Take 1's complement of subtrahend & add.
 If \exists a carry, add it too. This carry is called end-around carry.

If \exists carry \Rightarrow ans. is +ve.
 If \nexists carry \Rightarrow ans. is -ve.

\rightarrow to get result, take 1's complement of resultant value.

So, complement method is used to represent -ve nos.

eg: $10 - 13$

$$\begin{array}{r}
 1010 + \\
 - 1101 \\
 \hline
 1111 - 1101 \\
 + 0010 \\
 \hline
 01100
 \end{array}$$

1's complement of 13 has to be done.

\rightarrow 1111 - 1101

\rightarrow no end around carry

\rightarrow -ve no.

\rightarrow So, put a -ve sign & take 1's complement of result.

\rightarrow 0011

eg: $13 - 10$

$$\begin{array}{r}
 1101 + \\
 - 1010 \\
 \hline
 1101 \\
 + 0101 \\
 \hline
 010010
 \end{array}$$

end around carry \exists \Rightarrow +ve

\rightarrow add it to result.

\rightarrow 0011

\rightarrow +ve

* BINARY MULTIPLICATION

* Convention :- SIGN BIT : 0 for +ve
1 for -ve

Decimal	Signed 2's compl.	Signed 1's compl.	Signed Magnitude
+7	0111	0111	0111
+6	0110	0110	0110
+5	0101	0101	0101
+4	0100	0100	0100
+3	0011	0011	0011
+2	0010	0010	0010
+1	0001	0001	0001
+0	0000	0000	0000
-0	—	1111	1000
-1	1111	1110	1001
-2	1110	1101	1010
-3	1101	1100	1011
-4	1100	1011	1100
-5	1011	1010	1101
-6	1010	1001	1110
-7	1001	1000	1111
-8	1000	—	—



1's compl. of only -ve no's.

→ It is 8 for unsigned no.

- * Max. no. for unsigned representⁿ :- n bits : $2^n - 1$
- for signed bit
- * For signed representⁿ, n bits : MAX no. : $2^{n-1} - 1$
 Min no. : $-(2^{n-1} - 1)$
- * 1's complement representⁿ, n bits :- Max. : $2^{n-1} - 1$
 Min. : $-(2^{n-1} - 1)$
- * 2's complement representⁿ, n bits :- Max. : $2^{n-1} - 1$
 Min. : -2^{n-1}

* **BCD** : BCD correction :- Add 6 to whatever you get ONLY IF resultant value is invalid or gives end around carry.

-1 not there as 7 only 1 zero for ve see table.



* Signed Binary Arithmetic

eg:
$$\begin{array}{r} +6 \quad 0000 \ 0110 \\ +13 \quad 0000 \ 1101 \\ \hline +19 \quad 0001 \ 0011 \end{array}$$

1's \rightarrow 1111 1001
2's \rightarrow 1111 1010

eg: -
$$\begin{array}{r} -6 \quad 1111 \ 1010 \\ +13 \quad 0000 \ 1101 \\ \hline +7 \quad 0000 \ 0111 \end{array}$$

\rightarrow make its 2's complement 1000 0110

\rightarrow carry \Rightarrow +ve no. = +7

eg: -
$$\begin{array}{r} +6 \quad 0000 \ 0110 \\ -13 \quad 1111 \ 0011 \\ \hline -7 \quad 0111 \ 1001 \end{array}$$

\rightarrow msb = 1 \Rightarrow -ve no.
So take its 2's complement
-ve sign put

$$1000 \ 0111$$

eg: -
$$\begin{array}{r} -6 \quad 1111 \ 1010 \\ -13 \quad 0111 \ 0011 \\ \hline -19 \quad 1110 \ 1101 \end{array}$$

\rightarrow carry \Rightarrow -ve no.
 \rightarrow Take 2's complement for Ans

1's \rightarrow 11001 0010
2's \rightarrow 1001 0011

1001 0011 \rightarrow Ans

★ BCD ARITHMETIC

eg

4	0100
+3	0011
7	
	0111

⑦

eg

8	1000
+5	0101
13	
	1101
	+0110

→ exceeds 9
So, not a
valid code

① 0011 Rule: Add
1 3 6 to result
= 13 in BCD.

eg

9	1001
+7	0111
16	
	10000
	+0110
	① 0110

→ end around carry, so
apply rule.

16 = 16 Ans

eg

184
+576
760


0001	1000	Do this first	0100
+0101	0111		0110
0111			1010
	10000		> 9, so rule
	+0110		+0110
	(∵ Rule)		① 0000
	0110		sent around carry, so, rule.
	0110		0000

0111	0110	0000	
7	6	0	= 760

Ans

connection made externally \rightarrow feedback connection
asynchronous

★ 4-bit binary counter : IC 7493
a sort of a RIPPLE. It is called as RIPPLE COUNTER



- Terminologies used : Clear $(C_r) \rightarrow 0$; Preset $(P_r) \rightarrow 1$
- Asynchronous circuits :- clock ip is not synchronised with o/p ^{changes} simultaneously.
- To get o/p as of flip-flop cleared put R_1 & R_2 as 1. That would give $C_r = 0$. This will clear. Also, keep $P_r = 1$
- Clear signals are asynchronous inputs.
- To get o/p of flip flops presett (set to 1) Put R_1 & R_2 as 0.
- We made R_1 & R_2 as grounded, i.e. $R_1 = R_2 = 0$. So, $C_r = 1$. So, we want it to take values.


★ Note :-

If any ip is not grounded i.e., we are applying Vcc.

★ If we want to start o/p from 5, say, we have to give C_r & P_r separately for each.

5 : (0101)

whichever out of them has 0, it comes into picture



★ They have to be made 0 & 1 manually


TUTORIAL

Q Simplify the expression to min. literal.

$$\begin{aligned}
 & ABC + A'B + ABC' + AC \\
 & AB(C+C') + A'B + AC \\
 & = AB + A'B + AC \\
 & = B + AC
 \end{aligned}$$

Q Find complement of $(A'B + CD) \cdot E' + E$

$$\begin{aligned}
 & \overline{(A'B + CD) \cdot E' + E} \\
 & = \overline{(A'B + CD) \cdot E'} \cdot \overline{E} \\
 & = (\overline{A'B + CD} + \overline{E'}) \cdot \overline{E} \\
 & = (\overline{A'B} \cdot \overline{CD} + E) \cdot \overline{E} \\
 & = \overline{A'B} \cdot \overline{CD} \cdot \overline{E} + E \cdot \overline{E} \\
 & = \overline{A'B} \cdot \overline{CD} \cdot \overline{E} + 0 \\
 & = \overline{A'B} \cdot \overline{CD} \cdot \overline{E} \\
 & = \overline{A} \cdot \overline{B} \cdot \overline{C} \cdot \overline{D} \cdot \overline{E}
 \end{aligned}$$



BOBBLE PUSHING METHOD
 ↳ Principle: de Morgan's theorem.



Q. $(x+y')(y'+z)$


Obtain Truth table & express in sum of minterms & product of maxterms.

$(x+y')(y'+z) = xy' + xz + y'z + y'z'$

x	y	z	F = $xy' + xz + y'z + y'z'$	Min	Max
0	0	0	0	1	$x'y'z'$
0	0	1	1		$x'y'z$
0	1	0	0		$x+y'+z$
0	1	1	0		$x+y'+z'$
1	0	0	1		$xy'z'$
1	0	1	1		$xy'z$
1	1	0	0		$x'+y'+z$
1	1	1	1		xyz

SOP = $x'y'z + xy'z' + xy'z + xyz + x'y'z'$
 $= \sum (0, 1, 4, 5, 7)$

POS = $\pi (2, 3, 6) = (x+y'+z) \cdot (x+y'+z') \cdot (x'+y'+z)$



$\overline{AB} + \overline{A'B}$

00	0
01	1
10	1
11	0

Q. Write ~~not~~ o/p Y for given logic diagram & find what is for 'y'.

$\overline{A+B \cdot c}$	'0'	Y
0	0	0
1	0	1

Q Given :- $F = \overline{A}B + A\overline{B}$

JPT :- F is complement of XOR

Let $Y = A'B + AB'$ (XOR fn)

$$\begin{aligned} \overline{Y} &= \overline{A'B + AB'} \\ &= \overline{(A'B)} \cdot \overline{(AB')} \\ &= (A + \overline{B}) (\overline{A} + B) \\ &= A\overline{A} + AB + \overline{A}B + B\overline{B} \\ &= AB + \overline{A}B \quad \checkmark = F \end{aligned}$$

So, it is.


* Note :- $\overline{AB} \neq \overline{A}B$

$$= \overline{A} + \overline{B} \quad (\text{de Morgan's})$$

COMBINATIONAL CIRCUIT

ARITHMETIC CIRCUITS

(a) ADDITION



• Half adder circuit :-

combinational circuit in which addⁿ takes b/w 2 single bit i/p.

• Full adder circuit :-


-----: 3 single bit binary bits.

O/p is coming as

$$S = \bar{A}B + A\bar{B}$$

$$= A \oplus B$$

$$C = A \cdot B$$



x	y	z	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

• Carry fn (See 1's)

$$C(A, B, \bar{c}) =$$

$$\bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= (\bar{A} + A)BC + AC(B + \bar{B}) + AB(C + \bar{C})$$


$$= AB + BC + AC$$

= $\sum (3, 5, 6, 7) \rightarrow$ MAJORITY FUNCTION

• Sum fn (S(A, B, C)) = $\sum (1, 2, 4, 7)$


$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \rightarrow$$

= $A \oplus B \oplus C \rightarrow$ XOR FUNCTION




ex Adding decimal digits 6 & 7 → make circuit

	FA ₃	FA ₂	FA ₁	HA ₀	
6	0	1	1	0	A ₃ → A ₃ A ₂ A ₁ A ₀
7	0	1	1	1	B ₃ → B ₃ B ₂ B ₁ B ₀
	1	1	0	1	C ₄ /S ₄ S ₃ S ₂ S ₁ S ₀






∴ 4 bit binary word adder circuit




Universal

*) For adding 3 digit nos. (eg. 369 & 205)






(b) SUBTRACTION



• Either Addition or Subtraction



• Mode control: use it to give the logic of sum (M) or difference to IC.

Manually do 2's complement of o/p - That is ans (-ve sign)
 If 0: no carry
 If 1: carry. So, take the off as it is, discard carry.
 They are equivalent (only 1 bit change)

★ K-MAPS

↳ it gives optimum, minimised solution

• 3 Variable K-maps

	B	0	0	1	1
A \ C	0	0	1	1	0
	0	m_0	m_1	m_3	m_7
	1	m_4	m_5	m_6	m_7

: Only 1 bit diff. b/w adjacent rows and/or adjacent columns (like in Gray code)

ex: - $F(A, B, C) = \sum (3, 5, 6, 7)$

Mapping these values of minterms into cells

	B	0	0	1	1
A \ C	0	0	1	1	0
	0	m_0	m_1	m_3	m_7
	1	m_4	m_5	m_6	m_7

	B	0	1	1	0
A \ C	0	0	1	1	0
	0	m_0	m_2	m_3	m_1
	1	m_4	m_6	m_7	m_5

Now, finding simplified expression.

↳ Start grouping 1's. The

No. of elements in each group should be in terms of 2^n . eg: - we can make group of 1, 2, 4, 8

• reduce no. of groups & no. of elements in each group.

They are equivalent (only 1 bit change for writing A, B & C in both)

We will take as standard

can also be used.

★

Idea :- Try reducing the no. of groups & Try increasing no. of elements in each group.

• 4 variable k-maps



Gray code types.

		C	0	0	1	1
A	B	D	0	1	1	0
0	0	0	1	0	1	1
0	1	0	1	0	1	1
1	1	0	1	0	0	0
1	0	0	1	0	0	1

ex:- $F(A, B, C, D) = \sum (0, 2, 3, 4, 6, 8, 10, 12)$
 $= \bar{A}C + \bar{C}D + \bar{B}\bar{D}$

• 5 variable k-maps (A, B, C, D, E)

Method :- Take 2 two 4-variable k-maps



Simplify further if possible.

Q, Using 5 var. k-map, simplify \rightarrow

$$F(A, B, C, D, E) = \sum(0, 1, 4, 5, 16, 17, 21, 25, 29)$$

$$\underline{\underline{A=0}}$$

		D	0	0	1	1
	B C	E	0	1	1	0
	0 0		1	1	0	0
	0 1		1	1	0	0
	1 1		0	0	0	0
	1 0		0	0	0	0
			$\bar{A} (\bar{B} \bar{D})$			

$$\underline{\underline{A=1}}$$

		D	0	0	1	1
	B C	E	0	1	1	0
	0 0		1 ₁₆	1 ₁₇	0 ₁₉	0 ₁₈
	0 1		0 ₂₀	1 ₂₁	0 ₂₃	0 ₂₂
	1 1		0 ₂₈	1 ₂₉	0 ₃₁	0 ₃₀
	1 0		0 ₂₄	1 ₂₅	0 ₂₇	0 ₂₆


$$A (\bar{D} E + B \bar{C} \bar{D})$$

$$F = \bar{A} \bar{B} \bar{D} + A \bar{D} E + A \bar{B} \bar{C} \bar{D}$$

$$\begin{aligned} (A + \bar{A}) &\leftarrow = \bar{B} \bar{D} (\bar{A} + A \bar{C}) + A \bar{D} E \\ (A + \bar{C}) &= \bar{B} \bar{D} (\bar{A} + \bar{C}) + A \bar{D} E \\ &= \bar{A} \bar{B} \bar{D} + \bar{C} \bar{B} \bar{D} + A \bar{D} E \end{aligned}$$

★ CODE CONVERTER CIRCUITS

- 7 segment digital device
 ↳ represent decimal no. (0-9)



represents
 • TTL logic
 • 4 to 7 decoder

	FND 507	B ₃ B ₂ B ₁ B ₀	a	b	c	d	e	f	g
		0000	1	1	1	1	1	1	0
		0001	0	1	1	0	0	0	0
		0010	1	1	0	1	1	0	1
		0011	1	1	1	1	0	0	1
		0100	0	1	0	0	1	0	1
		0101	1	0	1	1	0	1	1
		0110	1	0	1	1	1	1	1
		0111	1	1	1	0	0	0	0
		1000	1	1	1	1	1	1	1
		1001	1	1	1	1	0	1	1
		1010	x	x	x	x	x	x	x
		1011	x	x	x	x	x	x	x
		1100	x	x	x	x	x	x	x
		1101	x	x	x	x	x	x	x
		1110	x	x	x	x	x	x	x
		1111	x	x	x	x	x	x	x

represents it
 converts from 4 to 7

★ Method: Put 7 k-maps for each fⁿ.
 a to g → all are fⁿ symbols.

★ DON'T CARE TERMS. (d or X or φ)

Terms from 10-16, which don't take any value in BCD.

★ They can be taken either as 1 or as 0 as per convenience (can be used in K-maps for grouping).

* for f^n a:-

	B_1	0	0	1	1
$B_3 B_2 B_0$	0	1	1	0	
0 0	1	0	1	1	
0 1	0	1	1	1	
1 1	X	X	X	X	
1 0	1	1	X	X	

Taking Don't care terms as 1
* Try maximising the no. of elements in one group.

B_3 $B_2 B_0$


f^n : $a(B_3 B_2 B_1 B_0) = \overline{B_2} \overline{B_0} + B_1 + B_2 B_0 + B_3$

↓ Implies

Either one of B_3 or B_1 or $B_2 B_0$ or $\overline{B_2} \overline{B_0}$ is high, a will lit.

* Illy, do for all other f^n s

* All 7 segments put together :



* Circuits which have no. of o/p > no. of i/p DECODERS

So, decodes are :- give
Take n i/p's $\xrightarrow{\text{out}}$ more than n or
map of 2^n o/p's.

* ENCODER : no. of i/p's $>$ no. of o/p's.

2^n map i/p's taken \Rightarrow give n o/p's

* Note :- It is possible to have multiple sol^{ns} of a problem.

eg :- 9 is written as

$\begin{matrix} 9 \\ \square \end{matrix} \rightarrow 1110011$

or $\begin{matrix} 9 \\ \square \end{matrix} \rightarrow 1111011$

So, correspondingly, we will get different results.


eg: We do some different grouping in K-maps.

* If we have binary i/p, we have to convert it to equivalent BCD.

eg: reqd for 10-15.


Note :- \exists carry out of conversion, for 10-15.

★ EXPERIMENT : BCD ADDER



★ CONVERT :- BCD to Excess-3 CODE

Input BCD				Output Excess-3 Code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	1	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	1



* We need to find expression. So, make k-map for each f^n . It is $(C \oplus D)'$

for z:-

for y:- $CD + C'D'$

	C	0	0	1	1
A B \ D	0	1	1	0	
00	1			1	
01	1			1	
11	X	X	X	X	
10	1		X	X	

	C	0	0	1	1
A B \ D	0	1	1	0	
00	1			1	
01	1			1	
11	X	X	X	X	
10	1		X	X	

* Comparing both truth tables, we can directly see that $Z = \overline{D}$


$$X = A'B'C + B'D + BC'D'$$

$$W = A + BC + BD$$

	C	0	0	1	1
A B \ D	0	1	1	0	
00		1	1	1	
01	1				
11	X	X	X	X	
10		1	X	X	

	C	0	0	1	1
A B \ D	0	1	1	0	
00					
01		1	1	1	
11	X	X	X	X	
10	1	1	X	X	

* Making circuit



Another way :- Use adder/subtractor circuit.

Like :-

Sum f^n → full adder

* $A \oplus B \oplus C = \sum(1, 2, 4, 7)$

	B	0	0	1	1
A	C	0	1	1	0
		0	1		1
		1	1		1

no grouping possible

* $A \oplus B \oplus C = \sum(0, 3, 5, 6)$

	B	0	0	1	1
A	C	0	1	1	0
		0	1		1
		1	1		1

* $F = A \oplus B \oplus C \oplus D$: ~~Odd~~ Odd parity
 $= \Sigma(1, 2, 4, 7, 8, 11, 13, 14)$

	C	0	0	1	1
A B D	0	0	1	1	0
0 0			1		1
0 1	1			1	
1 1			1		1
1 0	1			1	

* $F = A \oplus B \oplus C \oplus D$: even parity
 $= (0, 3, 5, 6, 9, 10, 12, 15)$

	C	0	0	1	1
A B D	0	0	1	1	0
0 0		1		1	
0 1			1		1
1 1	1			1	
1 0			1		1

* Note :-

$$\overline{A \oplus B \oplus C} = A' \oplus B \oplus C \oplus A \oplus B' \oplus C \oplus A \oplus B \oplus C'$$

$$= A' \oplus B' \oplus C'$$


So, given a f^n , like $A' \oplus B \oplus C$

↓
X-NOR gate


Q Implement 2 i/p XOR gate using NAND gates

$$A \oplus B \oplus C = \sum (1, 2, 4, 7)$$

$$= A'B'C + A'BC' + ABC' + ABC$$



Optimum solution



XOR gate

$$A(\overline{AB}) \cdot B(\overline{AB})$$

$$= A(\overline{AB}) + B(\overline{AB})$$

$$= A(\overline{A+B}) + B(\overline{A+B})$$

$$= \overline{A}B + \overline{A}B$$

$$= \overline{A}B + A\overline{B}$$

Q Implement the fn F using not more than 2 NOR gates
i.e in POS form.

$$F(A, B, C, D) = \sum (2, 4, 6, 10, 12)$$

$$d(A, B, C, D) = \sum (0, 8, 9, 13)$$

→ don't care terms.

* To implement using:

- NAND gates: We need SOP form
- NOR gates: We need POS form.

X

	C	0	0	1	1
A B	0	1	1	0	
0 0	X	0	0	1	
0 1	1	0	0	1	
1 1	1	X	0	0	
1 0	X	X	0	1	

Here, I grouped 1's
↓
SOP expression

I need POS form so group 0's

0's grouped


	C	0	0	1	1
A B	0	1	1	0	
0 0	X	0	0	1	
0 1	1	0	0	1	
1 1	1	X	0	0	
1 0	X	X	0	1	

$$F = D + ABC$$

$$\Rightarrow F = \overline{D + ABC}$$

$$\Rightarrow F = \overline{D} \cdot (\overline{A + B + C})$$

They are available directly (assumed)



Q. Implement by two level (a) NAND-AND (c) OR-NAND
(b) AND-NOR (d) NOR-OR

$$F(A, B, C, D) = \Sigma(0, 4, 8, 9, 10, 11, 12, 14)$$

(Group 1's)

SOP
form

		C				F =
		0	0	1	1	
A \ B \ D	0	0	1	1	0	$\bar{C}\bar{D} + A\bar{B}$ $A\bar{D}$
	0	1	0	0	0	
	1	1	0	0	1	
	1	0	1	1	1	

(Group 0's)

POS
form


		C				F =
		0	0	1	1	
A \ B \ D	0	1	0	0	0	$\bar{A}\bar{D}$ $+ \bar{A}C$ $+ BD$
	0	1	0	0	0	
	1	1	0	0	1	
	1	1	1	1	1	

$$\Rightarrow F = \bar{A}\bar{D} + \bar{A}C + BD$$

$$= (A + \bar{D})(A + C)(\bar{B} + \bar{D})$$

POS


(a) NOR-OR, Using $F = \bar{C}\bar{D} + A\bar{B} + A\bar{D}$




$$\overline{F} = \overline{AD + \overline{A}C + BD} = F$$

→ Implementing this

(b)




(c) $F = (A + D)(A + \overline{C})(\overline{B} + \overline{D})$



* Note: part (c) can also be done by using the circuit of part (b), like it's done in part (c) (next page)

(c) OR-NAND (Using the (d) part)



2 i/p's (2) o/p's.

Q. Given 3 half adders


Implement these 4 fns in a SINGLE circuit

(1) $D = A \oplus B \oplus C$

(2) $E = ABC' + (A' + B')C = (AB) \oplus C$

(3) $F = ABC$

(4) $G = A'BC + AB'C = C(A'B + AB') = C(A \oplus B)$



Q $F(w, x, y, z) = \sum (0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$

Find reduced SOP expression

		y			
		0	0	1	1
wx	z	0	1	0	1
	0	0	1	0	0
0	1	1	1	1	1
1	1	0	1	1	0
1	0	1	0	0	1

$$F = \overline{w}x + xz + \overline{z}x$$

or

$$\overline{w}z + xz + \overline{z}x$$

essential prime

implicants (terms which will be there definitely)

★ Prime Implicants:

Each of product terms arising from K maps.

Each of product terms arising from K maps.

2 solns :-

$$F = \overline{w}x + xz + \overline{z}x$$

$$= \overline{w}z + xz + \overline{z}x$$

} same no. of literals

} Both are optimum solns.

So, \exists many solns


(no problem: It's possible.)

★ sth like local maxima/minima for a $f^n f(x)$. There can be many. Absolute maxima doesn't exist in this optimum solⁿ of KMAP.

PARALLEL

★ 4 BIT BINARY ADDER: Increasing circuit speed :- See the circuit made previously

- Delay is being caused by each adder circuit to produce carry
- If we produce carry separately, then, that delay time is saved.



$$P_i = A_i \oplus B_i \quad ; \quad G_i = (A_i) \cdot (B_i)$$

$$S_i = P_i \oplus C_i \quad ; \quad C_{i+1} = G_i + P_i \cdot C_i$$

These are the 4 carry bits generated separately


$C_0 = \text{input carry} :-$ Put $i = 0$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$


has 3 levels



↙ circuit has 5 levels. The original circuit we used had 9 levels. (3 for each of the first 3 full adders).
 So, speed ↑


Decoders

* Takes n ip_s & gives out 2^n op_s.
 * for 2 ip_s → 4 op_s



A	B	$D_0 = \bar{A}\bar{B}$	$D_1 = \bar{A}B$	$D_2 = A\bar{B}$	$D_3 = AB$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Implementing 2x4 decoder




gives MINITERMS

when it's high, it's enabling circuit.
 enable signal/pin

* Note :- If the "implement" is done using NAND gate (instead of AND), we get MAX TERMS.

Corresponding circuit



we will get low o/p when it is activated


It is activating

A	B	D ₀	D ₁	D ₂	D ₃
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

* Enable pin :- If its low ($E = 0$), we use \bar{E} as i/p.

Invalid i/p \rightarrow any value.

E	A	B	D ₀	D ₁	D ₂	D ₃
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	0	1



* 11ly for 3 x 8 decoder

A	B	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


* make circuit accordingly.

*** AIM:** Add 2 7-bit nos.
Do using std. circuits studied.

A $A_6 A_5 A_4 A_3 A_2 A_1 A_0$
B $B_6 B_5 B_4 B_3 B_2 B_1 B_0$


ex : $1101110 + 1011110$

A $A_6 A_5 A_4$ $A_3 A_2 A_1 A_0$
B $B_6 B_5 B_4$ $B_3 B_2 B_1 B_0$



MSB LSB
3 bits → (A) (B) (C)

*** AIM:-** Make 3x8 decoder using 2x4 decoder




★ A is taken as enable pin


• When $A = 0 \Rightarrow$ enable pin is activated for upper IC.

When $A = 1 \Rightarrow$ enable pin is activated for lower IC

★ AIM: Make 4×16 decoder using 3×8 decoder



★ AIM: Make 4x16 decoder, using 2x4 decoders




* Function Implementation using decoders

• Using adder circuit

$$S(A, B, C) = A \oplus B \oplus C = \sum(1, 2, 4, 7) = m_1 + m_2 + m_4 + m_7$$

$$\text{Carry}(A, B, C) = AB + BC + AC = \sum(3, 5, 6, 7) = m_3 + m_5 + m_6 + m_7$$



Idea Implementation: I have to make sum f^n , say $(\sum(1, 2, 4, 7))$ in as $D_1 + D_2 + D_4 + D_7$. So, use OR gates. Why, for carry f^n

* Note :- $D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$


Active high $m_0, m_1, m_2, m_3, m_4, m_5, m_6, m_7$

Active low $M_0, M_1, M_2, M_3, M_4, M_5, M_6, M_7$

* For using only NAND/NOR gate for implementⁿ, use maxterm. i.e., complement each o/s & use.

Optimum solution
 $S = \pi(0, 3, 5, 6)$
 $C = \pi(0, 1, 2, 4)$

2 i/p
 NOR
 gate
 alone




Implementⁿ of Sum fⁿ using
 ✓ Active high
 ✓ NOR gate

||ly, do for NAND gate.

Now, Sum fⁿ implementation -
 Given ACTIVE LOW

$S = \Sigma(1, 2, 4, 7)$
 $C = \Sigma(3, 5, 6, 7)$

2 i/p
 NAND
 gate
 alone




$$Q. F_1(A, B, C) = \Pi(0, 1, 5, 6, 7) = \Sigma(2, 3, 4)$$

$$F_2(A, B, C) = \Sigma(1, 2, 3) = \dots$$

$$F_3(x, y, z) = \bar{x}y + \bar{y}\bar{z} = \Sigma(0, 2, 3, 4) \\ = \Pi(1, 5, 6, 7)$$

Implement given f^n using


- ✓ Active low
- ✓ 3x8 decoder
- ✓ 3 i/p
- ✓ AND, OR, NAND gates to be used only.
- ✓ Use ONLY 3 logic gates



Multiplexer / Demultiplexer

→ Many multiplexed to 1.

channels/transmission lines carrying digital data



under std. case

how to select 1 channel out of 2^n

* $1 K = 2^{10} = 1024$

$1 K \times 8 \Rightarrow$ each space is 8 bit in size \Rightarrow called as words.

So, each of the 1024 words would be 8 bit in size.

Memory location of 1 K

\Rightarrow 1024 loc^{ns} having data (in form of 0's & 1's)

bus \rightarrow group of electrical line^s

A comp. Sys. has

- Address (wires) : bus carrying address values
- Data : " " data "
- Control : " " control of info

To represent the 1024 addresses (from 0 - 1023), we require 10 bits so, we need 10 address lines

Total data available to me = $1 K \times 8$ bit of memory
 = $1 K \times 8$ B of memory

2^{10} : kilo	}	10 : address lines
2^{20} : mega		20 : "
2^{30} : giga		30 : "

* Here, for memory location, for $1\text{K} \times 8$




we have taken 8 bits space for each address.


For 2^n data lines \Rightarrow we need n address lines.

In multiplexer :- address lines are called as select lines.

So, a multiplexer will have map of 2^n data lines & n address lines. Out of that 1 data info is taken to o/p.




★ 2x1 multiplexer



$$Y = A\bar{S} + BS$$

For 2x1 \rightarrow If $S=0 \rightarrow I_0$ is o/p
 $S=1 \rightarrow I_1$ is o/p


★ 4x1 multiplexer \rightarrow 4 i/p, 1 o/p.



$$Y = \bar{S}_0 \bar{S}_1 A + S_0 \bar{S}_1 B + \bar{S}_0 S_1 C + S_0 S_1 D$$


\rightarrow I want to represent each i/p using 2 select lines. So, basically, generate 4 fⁿ of select lines (00, 01, 10, 11) & link to each i/p. (\cong 2x4 decoder)

★ Implement sum fⁿ of 1/2 adder using multiplexer.




$$\begin{aligned} \text{Sum} &= \bar{S}_0 \bar{S}_1 (0) + S_0 \bar{S}_1 (1) + \bar{S}_0 S_1 (1) + S_0 S_1 (0) \\ &= A\bar{B}(1) + \bar{A}B(1) \\ &= \bar{A}B + A\bar{B} = A \oplus B \\ &= \text{Sum f}^n \end{aligned}$$

★ Implement carry f^n of $\frac{1}{2}$ adder using multiplexer.




★ For implementing full adder sum using multiplexer \rightarrow 8x1




★ Implement a full adder using two 4x1 multiplexers.

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



(Sequence matters here)

★ Implement using ~~8x1~~ 4x1 multiplexer.
 $F(x, y, z) = \sum(1, 2, 6, 7)$





x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

* Implement using 8×1 multiplexer.

$$F(A, B, C, D) = \sum (1, 3, 4, 11, 12, 13, 14, 15)$$

A	B	C	D	F	<u>8×1</u>	<u>4×1</u>
0	0	0	0	0		D
0	0	0	1	1	D	
0	0	1	0	0		
0	0	1	1	1	D	
0	1	0	0	1		D'
0	1	0	1	0	D'	
0	1	1	0	0		
0	1	1	1	0	D'	
1	0	0	0	0		CD
1	0	0	1	0		
1	0	1	0	0	D	
1	0	1	1	1		
1	1	0	0	1		1
1	1	0	1	1	1	
1	1	1	0	1	1	
1	1	1	1	1	1	





Encoders

↳ Take 2^m ip, o/p $\rightarrow n$.


(opposite of decoder)

for $n=3$

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

\Rightarrow If D_4 goes high \Rightarrow corresponding o/p.

$$m_4 \rightarrow \underline{\underline{100}}$$



* x, y, z are my o/p fns in terms of D_0 to D_7

$$x = D_4 + D_5 + D_6 + D_7$$

fⁿ
 $(\because x$ is high when any one of them is high)

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

★ 4 bit Priority encoder

↳ indicates the bit value corresponding the higher significant high bit in given word (eg $D_3 D_2 D_1 D_0$: D_3 is highest)
eg 0101 : 0 is MSB.

But Most high significant bit = D_2 (∵ after D_3 (MSB), next high =)

If I have 4 bits, I need 2 bits to represent them

eg: suppose → $\begin{matrix} 00 & D_0 \\ 01 & D_1 \\ 10 & D_2 \\ '' & D_3 \end{matrix}$

Priority encoder

The code values

fn table

D_0	D_1	D_2	D_3	α	γ	Valid bit
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

↳ when $D_3 = 0$, don't look at D_2, D_1 or D_0 & indicate $D_3 = 1$ by $\alpha = 1, \gamma = 1$
↳ when all bits are low, we get $\alpha = X, \gamma = X$ don't care.

Valid bit says whether i/p code is valid or not. If valid we atleast 1 bit is high



	D_3	D_2	D_1	D_0	X	Y	
$d(0)$	0	0	0	0	X	X	} none high } Invalid o/p.
$\Sigma(1)$	0	0	0	1	0	0	
$\Sigma(2,3)$	0	0	1	0	0	1	} $D_1 = \text{high}$
	0	0	1	X	0	1	
$\Sigma(4,5,6,7)$	0	1	0	0	1	0	} $D_2 = 1$ } Others don't matter.
	0	1	0	X	1	0	
	0	1	X	0	1	0	
	0	1	X	X	1	0	
$\Sigma(8,9,10,11,12,13,14,15)$	1	0	0	0	1	1	} $D_3 = 1$. } So, other terms don't matter. } It'll give o/p as 1. } D_3 : higher significant high bit
	1	0	X	X	1	1	
	1	0	X	X	1	1	
	1	X	0	0	1	1	
	1	X	0	X	1	1	
	1	X	X	0	1	1	
	1	X	X	X	1	1	
	1	X	X	X	1	1	

Making fn $X = d(0) + \Sigma(4,5,6, \dots, 15)$


$Y = d(0) + \Sigma(2,3,8,9, \dots, 15)$

* Multiplexer Implementation

Symbolic Representation of Multiplexer



* Buffer → stores data




(Tristated buffer)
C ⇒ activated with high ip
→ control ip


→ $Y = A$ when $C = 1$
 $Y = Z$ when $C = 0$

basically, the circuit didn't work.
or, a state reached ⇒ high impedance state


TRISTATED LOGIC



★ 4x1 multiplexer



★ Tristated logic using buffer & decoder.




2 Select lines have to give 4 control lines. So, we used decoder.

★ 8/16/32/64 bit sys. (computer).
Size of data (no. of bits) the processor can handle at a time.


★ For JK \rightarrow 10 address lines
Due to limitⁿ of address lines, I have limitⁿ on memory.

★ For 1 Mega \rightarrow I need 20 address lines

★ Selecting from group of conductors




Choose any one of 2 words
using multiplexer



E	S	O/P
0	0	A
0	1	B
1	X	0's

Q What will be o/p 'Y' w.r.t. variable i/p clock pulse



when 1st clock pulse comes, it will give o/p

			Q_3	Q_2	Q_1	Q_0	
			0	0	0	1	I_1
1st clock pulse	→	I_1	1				I_1
2nd	→	I_2	1				I_2
3rd	→	I_3	0				I_3
4th	→	I_0	0				I_0
			1	0	0		I_1
			1	1	0		I_2
			1	1	1		I_3
			1	0	0	0	I_0

eg: let select line i/p be


$5 = I_1$
 $1 = I_1$
 $2 = I_2$
 $1 = I_1$
 $0 = I_0$

Q_2 Q_1
 S_1 $S_0 \Rightarrow I_1$
 0 1

Q Why, connect to Q_2 & Q_1 . Select line i/p change.


* In previous circuit, if of multiplexer is constt.
select lines are varying cts. ly with time.
So, time varying multiplexing is being done

* Now, consider a demux circuit attached. Find of Waveforms.



★ Using decoder as a demultiplexer.

In decoder
(3x8)




composed of two 2x4 decoders
i/p connected to enable pin

o/p gives out 8 fⁿs
s.t each fⁿ is high only at specific i/p.

- ★ It has 3 i/p bits:
 - ↳ MSB connected to EN
- &
- 1 enable bit (EN)

change →



In demux
(1x8)




select lines

Enable bit: It can be said as a fⁿ which can be high or low. That means an IC giving output as fⁿ (high only at one specific value) can be used as enable bit.


- ★ It has 3 select lines
 - ↳ MSB connected to EN
- &
- 1 EN is i/p



select lines





MAGNITUDE COMPARATOR



★ Comparing

3 expected results by comparing a & b






$AGB : A > B$
 $AEB : A = B$
 $ALB : A < B$

★ Considering
1 BIT WORDS of A & B

$\frac{0}{1} / \frac{1}{0} \rightarrow AGB \Rightarrow A=1, B=0$
 $\Rightarrow A\bar{B}$

$ALB = \bar{A}B$

$AEB = AB + \bar{A}\bar{B} = (A \oplus B)'$
 $= A\bar{B}$
 $= A'B$
 $= A \oplus B'$



* Considering
2 BIT WORDS

$$\Rightarrow A \rightarrow A_1 A_0 \quad B \rightarrow B_1 B_0$$

$$\left\{ \begin{aligned} A < B &= A_1 \bar{B}_1 + x_1 A_0 \bar{B}_0 \\ A < B &= \bar{A}_1 B_1 + x_1 A_0 B_0 \\ A = B &= x_1 \cdot x_0 \end{aligned} \right.$$

Assume, for any bit, $A_i \neq B_i = x_i$
i.e. $A_i = B_i = x_i$ ---
 x is equality = 1 : if equal
0 : not equal

4 BIT WORD

$$A \rightarrow A_3 A_2 A_1 A_0 \quad B \rightarrow B_3 B_2 B_1 B_0$$

$$A < B = A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 x_2 A_1 \bar{B}_1 + x_3 x_2 x_1 A_0 \bar{B}_0$$

$$A = B = x_3 x_2 x_1 x_0$$



$$A < B = \bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$

ie, comparing MSBs of both words. If MSB is same then comparing 2nd bits. --- || by others

eg: A: (4)321
B: (5)678


A < B
⇒ A < B
⇒ 4 < 5

Implementing 4 bit



A > B
(A > B)


11/4 for A < B



eg: Comparing 6 bits words

A → A₅ A₄ A₃ A₂ A₁ A₀


B → B₅ B₄ B₃ B₂ B₁ B₀




So, firstly IC₁ is being compared. If result is equal, then IC₂ is used or compared to give its o/p to i/p pins of cascade & that is ANDed with AEB₁. Finally, o/p's are got.

Note: ANDing is internal.

eg Comparing 5 bit words : Only 1 7485 is given



Make circuit efficient: use single IC instead of 3 types of ICs.
single IC:
XOR logic gate (PTO)



Final o/p.

Idea: Compare first 4 MSB bits. Use the circuit of 2 bit comparator for comparing A_0 & B_0 . If the o/p $A_4 A_3 A_2 A_1 = B_4 B_3 B_2 B_1$, then, that $A^i E B$ is ANDed ($=D$) with the cascading i/p, coming from the 2 bit comparator circuit.


Note :- ANDing IS INTERNAL

* lowest significant bit has to be cascaded to Higher significant bit IC \therefore o/p comes from Higher IC.

Fⁿ table *

	Comparing A/B				Cascading A/B			O/P _A		
	A_3, B_3	A_2, B_2	A_1, B_1	A_0, B_0	$\bar{I}_{A>B_0}$	$\bar{I}_{A<B_0}$	$I_{A=B_0}$	$A>B$	$A<B$	$A=B$
① \rightarrow	$A_3=B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	X	X	H	L	L	H
② \rightarrow	$A_3=B_3$	$A_2=B_2$	$A_1 \neq B_1$	$A_0=B_0$	H	H	L	L	L	L
③ \rightarrow	$A_3 \neq B_3$	$A_2=B_2$	$A_1=B_1$	$A_0=B_0$	L	L	L	H	H	L

* Single bit comparator EFFICIENT implementⁿ -
XOR gate



Suppose $A_0 \neq B_0$ is 1 (as o/p), that means A_0 & B_0 are of opp. sign. (0 & 1). If IC (1) gives 1 as o/p

that means A_0 is 0 & $B_0 = 1$. So, $A_0 < B_0$
 illy for $A_0 > B_0$.

Suppose $A_0 \neq B_0$ is 0 (as o/p) & $I(0)$ gives
 1 as o/p. $\Rightarrow A_0 = 1$ & $B_0 = 1$.
 So, $I(A_0 = B_0)$ is high
 $I(A_0 > B_0)$ is high
 $I(A_0 < B_0)$ is high } See this should not happen

Now,

Suppose $A_0 \neq B_0$ is 0 (as o/p) ($\Rightarrow A_0$ & B_0 are both
 0 or 1). & $I(0)$ gives 0 as o/p. \Rightarrow
 $A_0 = 0$ & $B_0 = 0$
 $\Rightarrow I(A_0 = B_0)$ is high
 $I(A_0 > B_0)$ is low
 $I(A_0 < B_0)$ is low

$\rightarrow I(A_0 = B_0)$ is high in both cases whatever be
 the value of $I_{A_0 > B_0}$ or $I_{A_0 < B_0}$.


So, see -F" table (\leftarrow) point (1)

In this case, o/p received is

$$\underline{\underline{A = B}} = \text{high}$$

$$\left. \begin{matrix} A > B \\ A < B \end{matrix} \right\} \text{low}$$


* 2 BIT MULTIPLICATION



→ 4 bit word for 2 bit multiplication.


* For m bit \times n bit word, product term will have $m+n$ bits.

★ EXPERIMENT : BCD ADDER



★ CONVERT :- BCD to Excess-3 CODE

Input BCD				Output Excess-3 Code			
A	B	C	D	w	x	y	z
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	0	1	1	1
0	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1



* We need to find expression. So, make k-map for each f^n . It is $(C \oplus D)'$

for z:-

for y:- $CD + C'D'$

D \ C	0	0	1	1
A B \ D	0	1	1	0
00	1		1	
01	1		1	
11	X	X	X	X
10	1		X	X

D \ C	0	0	1	1
A B \ D	0	1	1	0
00	1		1	
01	1		1	
11	X	X	X	X
10	1		X	X

* Comparing both truth tables, we can directly see that $Z = \overline{D}$


$$X = A'C + B'D + BC'D'$$

$$W = A + BC + BD$$

D \ C	0	0	1	1
A B \ D	0	1	1	0
00		1	1	1
01	1			
11	X	X	X	X
10		1	X	X

D \ C	0	0	1	1
A B \ D	0	1	1	0
00				
01		1	1	1
11	X	X	X	X
10	1	1	X	X

* Making circuit



Another way :- Use adder/subtractor circuit.

Like :-

Sum f^n → full adder

* $A \oplus B \oplus C = \sum(1, 2, 4, 7)$

	B	0	0	1	1
A	C	0	1	1	0
		0	1		1
		1	1		1

no grouping possible

* $A \oplus B \oplus C = \sum(0, 3, 5, 6)$

	B	0	0	1	1
A	C	0	1	1	0
		0	1		1
		1	1		1

$$\star F = A \oplus B \oplus C \oplus D \quad : \text{Odd parity}$$

$$= \Sigma(1, 2, 4, 7, 8, 11, 13, 14)$$

	C	0	0	1	1
A B D	0	1	1	0	
0 0		1		1	
0 1	1		1		
1 1		1		1	
1 0	1		1		

$$\star F = A \oplus B \oplus C \oplus D \quad : \text{even parity}$$

$$= (0, 3, 5, 6, 9, 10, 12, 15)$$

	C	0	0	1	1
A B D	0	1	1	0	
0 0	1		1		
0 1		1		1	
1 1	1		1		
1 0		1		1	

\star Note :-

$$\overline{A \oplus B \oplus C} = A' \oplus B \oplus C \oplus A \oplus B' \oplus C \oplus A \oplus B \oplus C'$$

$$= A' \oplus B' \oplus C'$$


So, given a f^n , like $A' \oplus B \oplus C$

↓
X-NOR gate


Q Implement 2 i/p XOR gate using NAND gates

$$A \oplus B \oplus C = \sum (1, 2, 4, 7)$$

$$= A'B'C + A'BC' + ABC' + ABC$$



Optimum solution



XOR gate

$$A(\overline{AB}) \cdot B(\overline{AB})$$

$$= A(\overline{AB}) + B(\overline{AB})$$

$$= A(\overline{A+B}) + B(\overline{A+B})$$

$$= \overline{A}B + \overline{A}B$$

$$= \overline{A}B + A\overline{B}$$

Q Implement the fn F using not more than 2 NOR gates
i.e in POS form.

$$F(A, B, C, D) = \sum (2, 4, 6, 10, 12)$$

$$d(A, B, C, D) = \sum (0, 8, 9, 13)$$

→ don't care terms.

* To implement using:

- NAND gates: We need SOP form
- NOR gates: We need POS form.

X

	C	0	0	1	1
A B	0	1	1	0	
0 0	X	0	0	1	
0 1	1	0	0	1	
1 1	1	X	0	0	
1 0	X	X	0	1	

Here, I grouped 1's
↓
SOP expression

I need POS form so group 0's

0's grouped


	C	0	0	1	1
A B	0	1	1	0	
0 0	X	0	0	1	
0 1	1	0	0	1	
1 1	1	X	0	0	
1 0	X	X	0	1	

$$F = D + ABC$$

$$\Rightarrow F = \overline{D + ABC}$$

$$\Rightarrow F = \overline{D} \cdot (\overline{A + B + C})$$

They are available directly (assumed)



Q. Implement by two level (a) NAND-AND (c) OR-NAND
(b) AND-NOR (d) NOR-OR

$$F(A, B, C, D) = \Sigma(0, 4, 8, 9, 10, 11, 12, 14)$$

(Group 1's)

SOP
form

		C				F =
		0	0	1	1	
A \ B \ D	0	0	1	1	0	$\bar{C}\bar{D} + A\bar{B}$ $A\bar{D}$
	1	1	0	0	0	
	0	1	0	0	0	
	1	1	0	0	1	
		0	1	1	1	

(Group 0's)

POS
form


		C				F =
		0	0	1	1	
A \ B \ D	0	1	0	0	0	$\bar{A}\bar{D}$ $+ \bar{A}C$ $+ BD$
	1	1	0	0	0	
	0	1	0	0	1	
	1	1	1	1	1	
		0	1	1	1	

$$\Rightarrow F = \bar{A}\bar{D} + \bar{A}C + BD$$

$$= (A + \bar{D})(A + C)(\bar{B} + \bar{D})$$

POS


(a) NOR-OR, Using $F = \bar{C}\bar{D} + A\bar{B} + A\bar{D}$




$$\overline{F} = \overline{AD + \overline{A}C + BD} = F$$

Implementing this

(b)




(c) $F = (A + D)(A + \overline{C})(\overline{B} + \overline{D})$



* Note: part (c) can also be done by using the circuit of part (b), like it's done in part (c) (next page)

(c) OR-NAND (Using the (d) part)



2 i/p's (2) o/p's.

Q. Given 3 half adders


Implement these 4 fns in a SINGLE circuit

(1) $D = A \oplus B \oplus C$

(2) $E = ABC' + (A' + B')C = (AB) \oplus C$

(3) $F = ABC$

(4) $G = A'BC + AB'C = C(A'B + AB') = C(A \oplus B)$



Q $F(w, x, y, z) = \sum (0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$

Find reduced SOP expression

	y	0	0	1	1
w \ x \ z	0	1	1	0	
0	0	1	0	0	1
0	1	1	1	1	1
1	1	0	1	1	0
1	0	1	0	0	1

$F = \overline{w}x + xz + \overline{z}x$
 or $\overline{w}z + xz + \overline{z}x$

★ Prime Implicants: Each of product terms arising from K maps. essential prime implicants (terms which will be there definitely)

2 solns: $F = \overline{w}x + xz + \overline{z}x$
 $= \overline{w}z + xz + \overline{z}x$

} Same no. of literals.
 } Both are optimum solns.


So, \exists many solns (no problem: Its possible).

★ sth like local maxima/minima for a $f^n f(x)$. There can be many. Absolute maxima doesn't exist in this optimum solⁿ of KMAP.

PARALLEL

★ 4 BIT BINARY ADDER: Increasing circuit speed :- See the circuit made previously

- Delay is being caused by each adder circuit to produce carry
- If we produce carry separately, then, that delay time is saved.



$$P_i = A_i \oplus B_i \quad ; \quad G_i = (A_i) \cdot (B_i)$$

$$S_i = P_i \oplus C_i \quad ; \quad C_{i+1} = G_i + P_i \cdot C_i$$

These are the 4 carry bits generated separately.


$C_0 = \text{input carry} :-$ Put $i = 0$

$C_1 = G_0 + P_0 C_0$

$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$

$C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$

has 3 levels




↓ circuit has 5 levels. The original circuit we used had 9 levels. (3 for each of the first 3 full adders).
 So, speed ↑

Decoders


* Takes n ip_s & gives out 2^n op_s.

* for 2 ip_s → 4 op_s




A	B	$D_0 = \bar{A}\bar{B}$	$D_1 = \bar{A}B$	$D_2 = A\bar{B}$	$D_3 = AB$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Implementing 2x4 decoder




\textcircled{E} enable signal/pin
 when it's high, it's enabling circuit.

* Note :- If the "implement" is done using NAND gate (instead of AND), we get MAX TERMS.



we will get low o/p when it is activated

It is activating \textcircled{E}




A	B	D_0	D_1	D_2	D_3
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	1	0

* Enable pin :- If its low ($E = 0$), we use \bar{E} as i/p.

Invalid i/p \rightarrow any value.

E	A	B	D_0	D_1	D_2	D_3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	0	1



* 11ly for 3x8 decoder

A	B	C	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


* make circuit accordingly.

*** AIM:** Add 2 7-bit nos.
Do using std. circuits studied.

A $A_6 A_5 A_4 A_3 A_2 A_1 A_0$
B $B_6 B_5 B_4 B_3 B_2 B_1 B_0$


ex : $1101110 + 1011110$

A $A_6 A_5 A_4$ $A_3 A_2 A_1 A_0$
B $B_6 B_5 B_4$ $B_3 B_2 B_1 B_0$



MSB LSB
3 bits → (A) (B) (C)

*** AIM:-** Make 3x8 decoder using 2x4 decoder




★ A is taken as enable pin


• When $A=0 \Rightarrow$ enable pin is activated for upper IC.

When $A=1 \Rightarrow$ enable pin is activated for lower IC

★ AIM: Make 4×16 decoder using 3×8 decoder



★ AIM: Make 4x16 decoder, using 2x4 decoders




* Function Implementation using decoders

• Using adder circuit

$$S(A, B, C) = A \oplus B \oplus C = \sum(1, 2, 4, 7) = m_1 + m_2 + m_4 + m_7$$

$$\text{Carry}(A, B, C) = AB + BC + AC = \sum(3, 5, 6, 7) = m_3 + m_5 + m_6 + m_7$$



Idea Implementation: I have to make sum f^n , say $(\sum(1, 2, 4, 7))$ in as $D_1 + D_2 + D_4 + D_7$. So, use OR gates. Why, for carry f^n

* Note :- $D_0, D_1, D_2, D_3, D_4, D_5, D_6, D_7$


Active high $m_0, m_1, m_2, m_3, m_4, m_5, m_6, m_7$

Active low $M_0, M_1, M_2, M_3, M_4, M_5, M_6, M_7$

* For using only NAND/NOR gate for implementⁿ, use maxterm. i.e., complement each o/s & use.

Optimum solution
 $S = \pi(0, 3, 5, 6)$
 $C = \pi(0, 1, 2, 4)$

2 i/p
 NOR
 gate
 alone




Implementⁿ of Sum fn using
 ✓ Active high
 ✓ NOR gate
 Hly, do for NAND gate.

Now, Sum fn implementation -
 Given ACTIVE LOW

$S = \Sigma(1, 2, 4, 7)$
 $C = \Sigma(3, 5, 6, 7)$

2 i/p
 NAND
 gate
 alone




$$Q. F_1(A, B, C) = \Pi(0, 1, 5, 6, 7) = \Sigma(2, 3, 4)$$

$$F_2(A, B, C) = \Sigma(1, 2, 3) = \dots$$

$$F_3(x, y, z) = \bar{x}y + \bar{y}z = \Sigma(0, 2, 3, 4) \\ = \Pi(1, 5, 6, 7)$$

Implement given f^n using


- ✓ Active low
- ✓ 3x8 decoder
- ✓ 3 i/p
- ✓ AND, OR, NAND gates to be used only.
- ✓ Use ONLY 3 logic gates



§ Multiplexer / Demultiplexer

→ Many multiplexed to 1.

channels/transmission lines carrying digital data



under std. case

how to select 1 channel out of 2^n

* $1 K = 2^{10} = 1024$

$1 K \times 8 \Rightarrow$ each space is 8 bit in size \Rightarrow called as words.

So, each of the 1024 words would be 8 bit in size.

Memory location of 1 K

\Rightarrow 1024 loc^{ns} having data (in form of 0's & 1's)

bus \rightarrow group of electrical line^s

A comp. Sys. has

- Address (wires) : bus carrying address values.
- Data : " " data "
- Control : " " control of info

To represent the 1024 addresses (from 0 - 1023), we require 10 bits so, we need 10 address lines

Total data available to me = $1 K \times 8$ bit of memory
 $= 1 K \times 8$ of memory

2^{10} : kilo	}	10 : address lines
2^{20} : mega		20 : "
2^{30} : giga		30 : "

* Here, for memory location, for $1\text{K} \times 8$




we have taken 8 bits space for each address.


For 2^n data lines \Rightarrow we need n address lines

In multiplexer :- address lines are called as select lines

So, a multiplexer will have map of 2^n data lines & n address lines. Out of that 1 data info is taken to o/p.



★ 2x1 multiplexer




$$Y = A\bar{S} + BS$$

For 2x1 → If $S=0 \rightarrow I_0$ is o/p
 $S=1 \rightarrow I_1$ is o/p

★ 4x1 multiplexer


→ 4 i/p's



$$Y = \bar{S}_0 \bar{S}_1 A + S_0 \bar{S}_1 B + \bar{S}_0 S_1 C + S_0 S_1 D$$


→ I want to represent each i/p using 2 select lines. So, basically, generate 4 fⁿ of select lines (00, 01, 10, 11) & link to each i/p. (≅ 2x4 decoder)

★ Implement sum fⁿ of 1/2 adder using multiplexer.




$$\begin{aligned} \text{Sum} &= \bar{S}_0 \bar{S}_1 (0) + S_0 \bar{S}_1 (1) + \bar{S}_0 S_1 (1) + S_0 S_1 (0) \\ &= A\bar{B}(1) + \bar{A}B(1) \\ &= \bar{A}B + A\bar{B} = A \oplus B \\ &= \text{Sum f}^n \end{aligned}$$

★ Implement carry f^n of $\frac{1}{2}$ adder using multiplexer.




★ For implementing full adder sum using multiplexer \rightarrow 8x1




★ Implement a full adder using two 4x1 multiplexers.

A	B	C	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



(Sequence matters here)


★ Implement using ~~8x1~~ 4x1 multiplexer.
 $F(x, y, z) = \sum(1, 2, 6, 7)$




x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

* Implement using 8×1 multiplexer.
 $F(A, B, C, D) = \sum(1, 3, 4, 11, 12, 13, 14, 15)$

A	B	C	D	F	<u>8×1</u>	<u>4×1</u>
0	0	0	0	0		
0	0	0	1	1	D	D
0	0	1	0	0		
0	0	1	1	1	D	
0	1	0	0	1		
0	1	0	1	0	D	\bar{D}
0	1	1	0	0		
0	1	1	1	0		
1	0	0	0	0		
1	0	0	1	0		
1	0	1	0	0	D	
1	0	1	1	1		
1	1	0	0	1		
1	1	0	1	1		
1	1	1	0	1		
1	1	1	1	1		





Encoders

↳ Take 2^m ip, op $\rightarrow n$.


(opposite of decoder)

for $n=3$

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

\Rightarrow If D_4 goes high \Rightarrow corresponding o/p.

$$m_4 \rightarrow \underline{100}$$



* x, y, z are my o/p fns in terms of D_0 to D_7

$$x = D_4 + D_5 + D_6 + D_7$$

f.n. \equiv ($\because x$ is high when any one of them is high)

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7.$$

★ 4 bit Priority encoder

↳ indicates the bit value corresponding the higher significant high bit in given word (eg $D_3 D_2 D_1 D_0$: D_3 is highest)
eg 0101 : 0 is MSB.

But Most high significant bit = D_2 (∵ after D_3 (MSB), next high =)

If I have 4 bits, I need 2 bits to represent them

eg: suppose → D_0
 D_1
 D_2
 D_3

Priority encoder

The code values

fn table

D_0	D_1	D_2	D_3	x	y	Valid bit
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

↳ when $D_3 = 0$, don't look at D_2, D_1 or D_0 & indicate $D_3 = 1$ by $x = 1, y = 1$
↳ when all bits are low, we get $x = X, y = X$ don't care.

Valid bit says whether i/p code is valid or not. If valid we atleast 1 bit is high



	D_3	D_2	D_1	D_0	X	Y	
$d(0)$	0	0	0	0	X	X	none high Invalid o/p.
$\Sigma(1)$	0	0	0	1	0	0	
$\Sigma(2,3)$	0	0	1	0	0	1	$D_1 = \text{high}$
	0	0	1	X	0	1	
$\Sigma(4,5,6,7)$	0	1	0	0	1	0	$D_2 = 1$ Others don't matter.
	0	1	0	X	1	0	
	0	1	X	0	1	0	
	0	1	X	X	1	0	
$\Sigma(8,9,10,11,12,13,14,15)$	1	0	0	0	1	1	$D_3 = 1$. So, other terms don't matter. It'll give o/p as 1. D_3 : higher significant high bit
	1	0	X	X	1	1	
	1	0	X	X	1	1	
	1	X	0	0	1	1	
	1	X	0	0	1	1	
	1	X	X	0	1	1	
	1	X	X	0	1	1	
	1	X	X	X	1	1	

Making fn $X = d(0) + \Sigma(4,5,6, \dots, 15)$


$Y = d(0) + \Sigma(2,3,8,9, \dots, 15)$

* Multiplexer Implementation

Symbolic Representation of Multiplexer



* Buffer → stores data




(Tristated buffer)
C → activated with high ip
→ control ip


→ $Y = A$ when $C = 1$
 $Y = Z$ when $C = 0$

basically, the circuit didn't work.
or, a state reached → high impedance state


TRISTATED LOGIC



★ 4x1 multiplexer



★ Tristated logic using buffer & decoder.




2 Select lines have to give 4 control lines. So, we used decoder.

★ 8/16/32/64 bit sys. (computer).
Size of data (no. of bits) the processor can handle at a time.


★ For JK \rightarrow 10 address lines
Due to limitⁿ of address lines, I have limitⁿ on memory.

★ For 1 Mega \rightarrow I need 20 address lines

★ Selecting from group of conductors




Choose any one of 2 words
using multiplexer



(Select line) S

S	O/P
0	A
1	B
X	0's

Q What will be o/p 'Y' w.r.t. variable i/p clock pulse



when 1st clock pulse comes, it will give o/p

				Q_4	Q_3	Q_2	Q_1	Q_0
				S_1	S_0			
1st clock pulse	→	I_1	1	0	0	0	1	I_1
2nd	→	I_2	1	1	0			I_2
3rd	→	I_3	0	1	1			I_3
4th	→	I_4	0	1	0	0		I_4
				1	0	1		I_1
				1	1	0		I_2
				1	1	1		I_3
				1	0	0	0	I_4


eg: let select line i/p be

$5 = I_1$ 1 0 1
 $1 = I_1$ 0 2 1
 $2 = I_2$ " "
 $1 = I_1$ " "
 $0 = I_0$ " "
 $S_1 \ S_0 \Rightarrow I_1$
 $0 \ 1$

Q Why, connect to Q_2 & Q_4 . Select line i/p change.


* In previous circuit, if of multiplexer is constt.
select lines are varying cts. ly with time.
So, time varying multiplexing is being done

* Now, consider a demux circuit attached. Find of Waveforms.



★ Using decoder as a demultiplexer.

In decoder
(3x8)




i/p connected to enable pin

o/p gives out 8 f_m s.t each f_m is high only at specific i/p.

change →

In demux
(1x8)





select lines

Enable bit: It can be said as a f_m which can be high or low. That means an IC giving output as f_m (high only at one specific value) can be used as enable bit.

- ★ It has 3 i/p bits:
 - ↳ MSB connected to EN
- &
- 1 enable bit (EN)


- ★ It has 3 select lines
 - ↳ MSB connected to EN
- &
- 1 EN is i/p



select lines




MAGNITUDE COMPARATOR




★ Comparing

3 expected results by comparing a & b

① $a = b, a \neq b$





$$\rightarrow A \bar{B} = A > B$$

$$\rightarrow A \oplus B = (A \oplus B)'$$

$$\rightarrow \bar{A} B = A < B$$

$$A > B : A > B$$

$$A = B : A = B$$

$$A < B : A < B$$

★ Considering

1 BIT WORDS of A & B

$$\begin{array}{l} 0/1 \\ \hline \rightarrow A > B \Rightarrow A = 1, B = 0 \\ \Rightarrow A \bar{B} \end{array}$$


$$A < B = \bar{A} B$$

$$A = B = AB + \bar{A}\bar{B} = (A \oplus B)'$$

$$= A \bar{B} B$$

$$= A' \oplus B$$

$$= A \oplus B'$$



* Considering
2 BIT WORDS

$$\Rightarrow A \rightarrow A_1 A_0 \quad B \rightarrow B_1 B_0$$

$$A < B = A_1 \bar{B}_1 + x_1 A_0 \bar{B}_0$$

$$A < B = \bar{A}_1 B_1 + x_1 A_0 B_0$$

$$A = B = x_1 \cdot x_0$$

Assume, for any bit, $A_i \neq B_i = x_i$

x is equality = 1 : if equal
0 : not equal

4 BIT WORD

$$A \rightarrow A_3 A_2 A_1 A_0 \quad B \rightarrow B_3 B_2 B_1 B_0$$

$$A < B = A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 x_2 A_1 \bar{B}_1 + x_3 x_2 x_1 A_0 \bar{B}_0$$

$$A = B = x_3 x_2 x_1 x_0$$



$$A < B = \bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$

ie, comparing MSBs of both words. If MSB is same then comparing 2nd bits. --- || by others

eg: A: (4) 3 2 1
B: (5) 6 7 8


A < B
 $\Rightarrow A < B$
 $\Rightarrow 4 < 5$

Implementing 4 bit



A > B
(A > B)


11/4 for A < B



eg: Comparing 6 bits words

A → A₅ A₄ A₃ A₂ A₁ A₀


B → B₅ B₄ B₃ B₂ B₁ B₀




So, firstly IC₁ is being compared. If result is equal, then IC₂ is used or compared to give its o/p to i/p pins of cascade & that is AND'ed with AEB₁. Finally, o/p's are got.

Note: AND'ing is internal.

eg Comparing 5 bit words : Only 1 7485 is given



Make circuit efficient: use single IC instead of 3 types of ICs.
single IC:
XOR logic gate (PTO)



Final o/p.

Idea: Compare first 4 MSB bits. Use the circuit of 2 bit comparator for comparing A_0 & B_0 . If the o/p $A_4 A_3 A_2 A_1 = B_4 B_3 B_2 B_1$, then, that $A^i E B$ is ANDed ($=D$) with the cascading i/p, coming from the 2 bit comparator circuit.


Note :- ANDing IS INTERNAL

* lowest significant bit has to be cascaded to Higher significant bit IC \therefore o/p comes from Higher IC.

Fⁿ table *

	Comparing A/B				Cascading A/B			O/P _A		
	A_3, B_3	A_2, B_2	A_1, B_1	A_0, B_0	$\neg A_3 > B_3$	$\neg A_3 < B_3$	$A_3 = B_3$	$A > B$	$A < B$	$A = B$
① \rightarrow	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	X	X	H	L	L	H
② \rightarrow	$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	$A_0 = B_0$	H	H	L	L	L	L
③ \rightarrow	$A_3 = B_3$	$A_2 < B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L	H	H	L

* Single bit comparator EFFICIENT implementⁿ -
XOR gate



Suppose $A_0 \neq B_0$ is 1 (as o/p), that means A_0 & B_0 are of opp. sign. (0 & 1). If IC ① gives 1 as o/p

that means A_0 is 0 & $B_0 = 1$. So, $A_0 < B_0$
 illy for $A_0 > B_0$.

Suppose $A_0 \neq B_0$ is 0 (as o/p) & $I(0)$ gives
 1 as o/p. $\Rightarrow A_0 = 1$ & $B_0 = 1$.
 So, $I(A_0 = B_0)$ is high
 $I(A_0 > B_0)$ is high
 $I(A_0 < B_0)$ is high } See this should not happen

Now,

Suppose $A_0 \neq B_0$ is 0 (as o/p) ($\Rightarrow A_0$ & B_0 are both
 0 or 1). & $I(0)$ gives 0 as o/p. \Rightarrow
 $A_0 = 0$ & $B_0 = 0$
 $\Rightarrow I(A_0 = B_0)$ is high
 $I(A_0 > B_0)$ is low
 $I(A_0 < B_0)$ is low

$\rightarrow I(A_0 = B_0)$ is high in both cases whatever be
 the value of $I_{A_0 > B_0}$ or $I_{A_0 < B_0}$.


So, see -F" table (\leftarrow) point (1)

In this case, o/p received is

$$\underline{\underline{A=B}} = \text{high}$$

$$\left. \begin{matrix} A > B \\ A < B \end{matrix} \right\} \text{low}$$

* 2 BIT MULTIPLICATION




→ 4 bit word for 2 bit multiplication.


* For m bit \times n bit word, product term will have $m+n$ bits.

logic

Add 1st 2 rows, then proceed



adding
1st 2
rows



O/P of
1st 2
rows
added
to
3rd row


|| by continue if no. of rows are more

SEQUENTIAL CKTs.

Puffin

Date _____
Page _____

* Latch: Level triggered device



* Flip-flops :- +ve & -ve edge triggered devices

SR

D

T

JK

* Characteristic tables (logic done before)

• D flip flop

D	$Q(t+1)$
0	0
1	1

• T flip flop

T	$Q(t+1)$
0	$Q(t)$
1	$\overline{Q(t)}$

• J-K flip flop

J	K	$Q(t)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\overline{Q(t)}$

expanding (seeing previous state)

considering previous state

T	$Q(t)$	$Q(t+1)$
0	0	0
	1	1
1	0	1
	1	0

* Characteristic eqⁿ

D flip flop :- $Q_D(t+1) = D$ — (1)

T " " :- $Q_T(t+1) = T \oplus Q(t)$ — (2)

J	K	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


Characteristic eqⁿ for J-K : K-map

	K	0	1	1	1
J	0	0	1	1	0
	0	0	1	0	0
	1	1	1	0	1


$$Q_{JK}(t+1) = JQ' + K'Q \quad \text{--- (3)}$$

* Design D & T flip flop: Given JK flip flop.

(D)




(T)



So, JK flip flop is universal flip flop.


→ Duplicate
 → Toggle
 * Given (D) flip flop : Design (T)




(using logic that $Q_D(t+1) = D$
 $Q_{DT}(t+1) = T \oplus Q(t)$

* Given D flip flop : Design JK.


$$Q_{JK}(t+1) = JQ' + K'Q$$



Q. If $T = 1$ at time if clk i/p are applied
 $Q = ?$ ($Q = 0$ initially)



* T flip flop using D




when $T = 1$, o/p of XOR gate = $TQ' + T'Q$
 $= 1Q' + 0$
 $= Q'$

So, connect Q' . No need of XOR.
 This is frequency divider circuit. (same clock pulse as above)

★ Given 8KHz clock pulse (Pulse generator)
How to generate 1KHz?


(Use D flip flop)




→ +ve edge triggered dual flip flop.

★ Graphical representⁿ of i/p & o/p


★ SR Latch



★ SR flip flop (+ve edge)
 Qp won't be affected even if S & R change
 in b/w clock pulse.




★ -ve edge



* Only 1 bit data transfer takes place


* D flip flop (+ve edge)



* T flip flop



* JK with preset & clear




clk	Cr	Pr	Q
1	0 or 1	0 or 1	-
0	0	1	0
0	1	0	1

} getting o/p by changing Cr & Pr


* The present state of circuit = $Q(t)$
 When some i/p is marked from clock pulse \rightarrow o/p is Q
 So, basically, both Q_t & Q_{t+1} o/p come from same terminal.

* Due to electrical resistance (\equiv mechanical inertia)



To prevent this


Master-slave \Rightarrow circuit has to be checked



* Flip flop is the edge triggered always.

* Analysis of clocked sequential circuit
State eq^{ns} (transⁿ eq^{ns})

(Logic diagram)



next state in terms of i/p & present states.

i/p
output
eq^{ns}.

$$A(t+1) = A(t)x(t) + B(t)x(t) = Ax + Bx = DA$$

$$B(t+1) = A'(t)x(t) = A'x = DB$$

o/p eqⁿ

$$y(t) = [A(t) + B(t)]x'(t) = (A+B)x' = y$$

≡ Boolean expressions (just like that) These eq^{ns} show:- when i/p state is — & present state is — what will be o/p when clock pulse is applied.


* State table (\equiv Truth table)

(i)	Present state		i/p x	Next State		o/p y
	A	B		D_A	D_B	
	0	0	0	0	0	0
	0	0	1	0	1	0
	0	1	0	0	0	1
	0	1	1	1	1	0
	1	0	0	0	0	1
	1	0	1	1	0	0
	1	1	0	0	0	1
	1	1	1	1	0	0

Splitting above table for simplification (another way)

(ii) Present state		Next state				o/p	
A	B	$x=0$		$x=1$		$x=0$	$x=1$
		D_A	D_B	D_A	D_B	y	y
0	0	0	0	0	1	0	0
0	1	0	0	1	1	1	0
1	0	0	0	1	0	1	0
1	1	0	0	1	0	1	0

* State Diagram



\equiv when i/p 1 is applied to present state 10, o/p is 0 & $D_A D_B$ are 1 0 (same)

Lines should not cross each other

\equiv when i/p 1 is applied to present state 01, o/p is 0 & $D_A D_B$ are 1 1.

★ Analysis with D flip flop.

≡ Analysis of a clocked sequential D flip flop.

Given :-


$$\text{i/p eq}^n := \text{D}_A = A \oplus x \oplus y$$

D flip flop with
o/p as A.

i/p₂

Here, o/p eqⁿ isn't given \Rightarrow o/p comes from o/p of flip flop.

• Logic diagram:



↑ve edge triggered, say.

↓
circuit changes its state after 1 ↑ve edge.


• State table

Present state	i/p		Next state
	x	y	
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

State diagram :

This flip flop has only 2 states \rightarrow 0 or 1

00 \Rightarrow $x=0$ & $y=0$ } \Rightarrow same state
 11 \Rightarrow $x=1$ & $y=1$ }



* Whatever inside circles :- Previous states

* Whatever near arrows :- tells cond^{ns} that it'll go from one state to another
 state changes from 1 to 0 when (prev.) 0 (=x) & 1 (=y) are applied

★ Analysis with J-K flip flop.

Eqⁿ for next state, $Q_{JK}(t+1) = JQ'_{JK}(t) + KQ_{JK}(t)$

written before

Imp Procedure to derive next state eq^{ns} of JK or T flip flops (not D: as for it, 'A' eqⁿ & state eq^{ns} are same)

1. Determine the flip flop i/p eq^{ns} in terms of present state & i/p variables.
2. Use binary values of each i/p eqⁿ.
3. Use corresponding flip-flop characteristic table to determine next state values in state table.

∴ Consider 2 JK flip flops A & B & one i/p x.

Let the i/p eqⁿ be


$$J_A = B$$

$$K_A = Bx'$$

$$J_B = x'$$

$$K_B = A'x + Ax' = A \oplus x$$

- Draw circuit accordingly



- Characteristic eqⁿ :-

For A \rightarrow JK flip flop, replace Q by A

$$\Rightarrow A(t+1) = J_A A' + K_A A \quad \left. \vphantom{\Rightarrow A(t+1) = J_A A' + K_A A} \right\} \rightarrow \textcircled{1}$$

$$\& B(t+1) = J_B B' + K_B B \quad \left. \vphantom{\& B(t+1) = J_B B' + K_B B} \right\} \rightarrow \textcircled{2}$$

Using $\textcircled{1}$ in $\textcircled{2}$

$$\begin{aligned} \Rightarrow A(t+1) &= BA + (\overline{Bx})A \\ &= B\overline{A} + (\overline{B} + x)A \end{aligned}$$

$$\Rightarrow A(t+1) = (B\overline{A} + \overline{B}A) + Ax = (B \oplus A) + Ax$$

$$\text{Similarly, } B(t+1) = \overline{x}B + (A \oplus x)B$$

$$= \overline{x}B + (\overline{A}\overline{x} + Ax)B$$

$$\Rightarrow B(t+1) = \overline{x}B + \overline{A}\overline{x}B + AxB$$

★ ★ Note :- No. of states = 2^n → no. of flip flops.

• State table

Present state		i/p	Next state	
A	B	x	$A(t+1)$	$B(t+1)$
0	0	0	0	1
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1


where,

$$A(t+1) = A \oplus B + Ax$$

$$B(t+1) = \overline{B}x + \overline{A}x + Ax$$

Here 2 flip flops \Rightarrow 4 states

• State diagram



Note :- \forall states except 01, state remains same when 1 is i/p.

The states :-

00 \Rightarrow both flip flops 0

01 \Rightarrow flip flop (first) = 0 & 2nd = 1

11 \Rightarrow Both flip flops are in state \rightarrow 1

10 \Rightarrow 1st flip flop state 1 & 2ndⁱⁿ state 0.

★ Analysis with T flip flops.

Characteristic

Next state eqⁿ :- $Q_{(t+1)} = T \oplus Q = T'Q + TQ'$

eg

Consider (2) T flip flops & 1 i/p $\rightarrow x$
 $\rightarrow A$ & B

i/p eqns :- $T_A = B \cdot x$

$T_B = x$

o/p eqⁿ :-

$y = AB$


\rightarrow written proof before.

\rightarrow (1)

- State table \leftarrow got by putting values of A, B, x & getting next state & o/p.

Present State		i/p		Next state		O/p
A	B	x	A _{next}	B _{next}	Y	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	1	0	0	
1	0	1	1	1	0	
1	1	0	1	1	1	
1	1	1	0	0	1	

- State diagram



~~Wrong:~~
Go to next page (#)

* Mealy & Moore Model of Finite State Machines (FSM)

They are basically models of sequential circuits. Both of them give o/p.

Difference :- the way in which o/p is generated

Mealy Model :- o/p depends on :-
 ✓ Present state
 ✓ I/P

Moore Model :- o/p depends on :-
 ✓ Present state
 ↳ doesn't depend on ext. i/p

Note - While making a state diagram having both i/p & o/p, we write along the arrow \rightarrow i/p / o/p. (sth like o/p)

Now, in Moore model, it doesn't depend on i/p. So, o/p is written along with present state, i.e., inside circles.

(#) Note :-


The previous part (Analysis with T flip flop) had o/p eqⁿ, $Y = AB$. The i/p was x . So, it was independent of i/p. Hence :- previous stage diagram is incorrect. The modified diagram is as shown \rightarrow

V.Amp

The state diagrams with NO o/p :- If they have present state, i/p & next state, then, as arrow goes from present state \rightarrow next state (eg :- $00 \rightarrow 01$)
So, o/p are taken as the states inside circles

Puffin
Date _____
Page _____


o/p fⁿ of present state only
 \Downarrow
Moore Model
eg: State diagram of JK flip flop.



* Note: — Mealy Model

\hookrightarrow The state diagrams for this model are the normal state diagrams done before in which basically we can find


(input / output)
above arrows



Q. 5.10 $J_A = Bx + B'y'$; $K_A = B'xy'$
 $J_B = A'x$; $K_B = A + xy'$
 $Z = Ax'y' + Bx'y' = (A+B)(x'y')$
 $= (A+B) \cdot (\overline{x+y})$

∃ : 2 JK flip flops & 2 i/p's x & y
 One o/p z.

- (a) Draw Logic diagram of circuit
 b) Tabulate State table
 (c) Draw state diagram



State eqⁿ

(b) $Q_{JK}(t+1) = JQ' + K'Q$

$(A)(t+1) = J_A A' + K'_A A$

, referring to A flip flop

substitute

substitute their values

$$B(t+1) = J_B B' + K_B' B$$

New


$$\begin{aligned} A(t+1) &= (Bx + B'y')A' + (B'xy')A \\ &= (Bx + B'y')A' + (B + x' + y)A \\ \Rightarrow A(t+1) &= A'Bx + A'B'y' + AB + Ax' + Ay \end{aligned}$$

$$\begin{aligned} B(t+1) &= A'x B' + (A + xy')B \\ &= A'x B' + (A')(\bar{x} + y)B \\ &= A'B'x + A'Bx' + A'By \\ \Rightarrow B(t+1) &= A'(B'x + Bx' + By) \end{aligned}$$

State table

Present state		ip		Next state		o/p
A(t)	B(t)	x	y	A(t+1)	B(t+1)	z
0	0	0	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	0	1	0
0	0	1	1	0	1	0
0	1	0	0	0	1	0
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	1	0	0
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	1	0	0

(C) State diagram




★ State Reduction & Assignment

Given a state diagram

→ What min. no. of flip flops are req^d to implement it?

Ans → 3.

$2^3 = 8$
 So, (7) ✓
 a^{te}g.



Max. no. of flip flops $\rightarrow 8$ (optimal)
 $\rightarrow \infty$ (otherwise)

Observe: From state diagram

Flip flops \rightarrow [like $\textcircled{0}10$ (3 bits)] \rightarrow status of 1st flip flop = 0

Now, suppose we send an i/p sequence (data)


i/p $\textcircled{0}1010110100$

Suppose we start from A

Suppose state A has flip flops in 000 state

When 0 applied, a gives \textcircled{a} o/p 0

$1 \downarrow$ a goes to b. (o/p 0)



So, net

States: a a b c d e f f g f g a } \rightarrow diff^t forms
 output: 000 000 011 0100 } of representⁿ

★ Two diff^t states are same if same i/p, for these states will produce: Same: next state $\textcircled{0}$ o/p.
 Equivalency definⁿ or equivalent next state

* If states are equal (say, d & e are equal)
So, d can be replaced by e (or vice versa)
So, no. of flip flops can be reduced.

* State table for previous diagram

Pr. State	Next State		o/p state	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
Checked again d & f are equal c	a	d	0	0
d	e	d	0	1
Part ① equivalent e	a	d	0	1
f x d	g x e	d	0	1
g x e	a	d	0	1

→ cannot (replace with e)


So, 6 states left
↓ check again

o/p when check done once

II				
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1
f x d	e	d	0	1

Table when check done second time

III	a	a	b	0	0
	b	c	d	0	0
	c	a	d	0	0
	d	e	d	0	1
	e	a	d	0	1



★ State assignment

State	1. Binary	2. Gray code	3. One hot
a	000	000	00001
b	001	001	00010
c	010	011	00100
d	011	010	01000
e	100	110	10000

no. of flip flop
 = no. of state
 only one bit high
 (≡ Decoder o/p)

For previous ex, Binary state assignment assumed

Present	Next State		O/P	
	$x=0$	$x=1$	$x=0$	$x=1$
ABC	ABC	ABC		
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1

* B flip flops \rightarrow A, B, C.

What are we seeing?

\hookrightarrow What's o/p when $A=0, B=0, C=0$
at $x=1$?

$A=0=B=C$ corresponds to 1st i/p.

Now, for $x=1$, $A \rightarrow A$ $B \rightarrow B$ $C \rightarrow C'$

$\Rightarrow 0 \rightarrow 0$ $0 \rightarrow 0$ $0 \rightarrow 1$

$\Rightarrow 000 \rightarrow 001$

\Rightarrow next state

Now, for $x=1$, o/p = 0. (See table)

Ans


REGISTERS & COUNTERS

Group of flip flops connected in a pre defined fashion.

★ REGISTER

- holds / registers some data
- flip flop stores 1 bit of info
- data is stored in terms of word bits i.e 4 bits, nibbles

I_0 (data) is loaded here



- 4 bit register with D flip flop
- with loading facility i.e loading data

- Clear signal applied to R (Reset pins)

If Clear = 0, all data in D flip flop is cleared to zero

✓ when i/p is applied, data at each i/p is loaded to o/p.

eg: consider 8 bit data using hexadecimal digits. So, 2 digits reqd

2th like :-

ZE
AF
AB
12
34
AE

• Data size is 8 bit in size
(4 bit) + 4 bit
1 hexadecimal no. reqd.

Data I'm providing :- $I_3 I_2 I_1 I_0$


1 0 1 1 → (B)

This data represented by B

Q. how to hold the data (in the register) that is loaded

clock is running, data is changing at i/p. But once loaded, I want to keep it same.

What to do :- Feedback final o/p to initial D i/p




This will make it possible.

(1001)
1001

* Clear & Preset signals are applied directly at op. Latch :- So, they are asynchronous signals


- 4 bit register with parallel loading




• load is behaving as select line.
If load = 1, $I_0 = 1$, say, so, data goes to D flip flop. i.e. loading done & hence data is stored.

To hold data; don't let loading to take place

• Assume initial data is shifted right



• Shifted left





So, shift right \equiv Divide by 2

bit going out = remainder


shift left \equiv Multiply by 2

• Arithmetic shift right

↳ shifting by keeping MSB same



• Suppose, word : — A B C D




Shifting right from A to D
(See $Q_A \rightarrow Q_B$)
So, $\div 2$

If circuit made like $Q_D \rightarrow Q_A$
($\times 2$)

Here, o/p of flip flops (all) are being affected by common clock pulse. \Rightarrow synchronous sequential circuit.


Q. Initially, register is cleared $\Rightarrow ABCD \equiv 0000$.
If i/p (at every clock pulse) is given as 0101101.
What will be data stored in register after 6 clock pulses.



★ Given a shift register : SERIAL TRANSFER
What will be data available in registers A & B after 4 clock pulses.

Given, initially A = 1011
B = 0110

Ans :- A remains same B becomes A





Where used :-

If we want to copy data in a microprocessor.

Command used MOV B, A

(destin) (source) ↑

So, such an arrangement is used.



	A	B
initial	1011	0010
T ₁	1101	1001
T ₂	1110	1100
T ₃	0111	0110
T ₄	1011	1011


initial A; we get back

Value of A copied to B after 4 clock pulses.


Ring Counter : Feedback last serial ip to first

Given 4 bit shift register.

Feedback last bit $T_3 \rightarrow T_0$.



eg :- $T_0 \quad T_1 \quad T_2 \quad T_3$



* Feeding last bit to first one : called as RING counter


in both of them, T_2 & T_3 are 1 & 1. So, to represent (3) & (4) uniquely, we find that T_0 & T_1 are different from all others (1, 2). So,

(3) $\rightarrow T_0 T_1$
(4) $\rightarrow T_0 \bar{T}_1$ } unique way (11) for (1) & (2)



→ activating one flip flop (per clock pulse) & shifting its value to the corresponding flip flop (of next shift register). So, copying 4 bit of data from 1 → 2 shift register in 4 clock pulses.

★ Generate counting signals

(00 01 10 11) (other way)



- 01 → T₁ activated
- 10 → T₂ "
- 11 → T₃ "
- 100 → T₀ "



on 1st clk pulse
01
⇒ T₁ goes high
2nd ⇒ 10
⇒ T₂
|| by others!

We need diff^t timing signals req^d to activate some part of circuitry at particular time




Johnson's ring counter

or
Switch tail ring counter :

Q. Feedback complement of last flip flop to first
eg. $i/p = 1000$ serial ip.

8 diff't timing signals can be generated (So, 8 diff't fns (see →) that can be used to activate sth else, can be used)



repetition {
(same as start)

* Given 4 bit shift register (T_0, T_1, T_2, T_3)
Max. no. of timing signals that can be generated = $2^4 = 16$.

* Sum of n : (SR)_A & D flip flop cleared to 0. Augend is loaded in (SR)_B (say, Augend = 1001) through SI. Then, with 4 clock pulses, $\begin{matrix} 0000 \\ 1001 \\ \hline 1001 \end{matrix}$ gets saved/stored in (SR)_A. Then, addend is loaded in (SR)_B through its SI & actual regd addition happens. So, (SR)_A stores final sum.

Puffin
Date: _____
Page: _____

★ Now, we want to replace D flip flop by J-K

→ METHOD how to design circuit?

Idea:- What should be J & K i/p's if my present & next states are given (✓ table)

written using state table of JK

i/p carry	$Q(t)$	$Q(t+1)$	J	K	J	K
0	0	0	0	0	0	X
0	0	1	1	0	1	X
0	1	0	0	1	X	1
0	1	1	1	0	X	0
1	0	0	0	X	X	X
1	0	1	1	X	X	X
1	1	0	X	1	X	X
1	1	1	X	0	X	X

net.

$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

* Note:- If carry goes from Q_t to Q_{t+1} , then J & K inputs should be 0 & 1, say (done in previous pg.)
 Imp. So, if we implement fcn for J & K & give x, y for J & K (in terms of x, y), then, carry must have gone from Q_t to Q_{t+1} . We know that Q_{t+1} was giving fcn of o/p carry. So, o/p of JK flip flop = o/p carry.

Puffin

Date _____
 Page _____

Now, find expression of J & K separately (K-map) in terms of x & y

It can be done for

T flip flop.


(After solving)
 $T = (x \oplus y)$

$$\Rightarrow J = xy, K = \bar{x}\bar{y} = (x+y)'$$

written like minterms.
 o/p to JK flip flop (see previous table) gives carry fcn.

$$S = x \oplus y \oplus Q$$

↓ Circuit




(Last experiment)

* Using J-K flip flop reduces the use of a full adder IC.

Idea * Use of D flip flop good: Use multiplexer to select 1 fn out of 4 (say) fns done by SR.

Q. Design: Universal Shift register.
(right, left everything should do)



when select lines are 00, data shouldn't change. So, Bring Q₀ o/p back to mux i/p.


when select lines are 01, shift right. So, Q₀ go to Q₁. So, give Q₀ to ① of Q₁. If others ① of Q₀ will get serial i/p.

when select line is 10, shift left. So, Q₃ goes to Q₂. So, give Q₃ to ② of Q₂. ② of Q₃ will be left out & so, will get serial i/p.

when select lines are 11, new data has to be loaded. So, I₀, I₁, I₂ & I₃ are given to ③.

* All D flip flops are connected to clear pins. so as to clear data (if reqd). → shown. It can also be connected to preset pin → not shown.

* Asynchronous sequential circuit :-
 Doesn't depend on master clock.
 (clock pulse not given common to all)




COUNTER

Counts the clock pulses in a predefined fashion.
 Each count sequence is referred to as a state.

* Synchronous sequential circuit
 State of flip flop changes with a master clock.
 → Synchronized with ip clock pulse (master clock)

* RIPPLE counter → Asynchronous (Using T flipflop)

Note :- for hearing any flip flop (FF), Δ is reqd as clk pulse i/p. Now, \therefore clk given to \rightarrow So, on \uparrow of zero, flip flop will become 1 in terms of clk pulse. when clk becomes Δ to 1, flip flop activates



$\rightarrow T=1$ given to all $\rightarrow \bar{Q}$ of.

Suppose $A_0 A_1 A_2 A_3 = 0000$ initially
 i/p \rightarrow permanent by Δ .

when $clk = 1$ applied \rightarrow at -ve edge


$A_0 \rightarrow 0 \rightarrow 1$

* In a counter, the clk pulses are responsible for the data/states stored in the flip flop.


* An n-bit register has n flip flops which generates 2^n states (from 0 - $2^n - 1$)
 A counter is used to count these states (binary counter)

clk $A_3 A_2 A_1 A_0$


0	0000	note - A_1 becomes 1 when A_0 goes from 1 to 0.	Circuit will repeat after 15 clk pulses.
1	0001		
2	0010	looks like a ripple	
3	0011		
4	0100		
5	0101		
6	0110		
7	0111		
8	1000	Logic: when clk i/p goes from 1 to 0 (or, I can say that i/p 0 is applied to 1st T flip flop), o/p A_0 changes from 0 \rightarrow 1 (\because initially 0000 was stored in all flip flops). So, o/p got is 0001 (meaning, 1st clk pulse is counted)	
9	1001	Now, when 2nd clk pulse is applied ($\sqrt{2}$) or 0 applied to 1st T flip flop, A_0 becomes 1 to 0 & 0 gets stored in it correspondingly. A_0 being i/p clk pulse for next flip flop activates it (\because it will go from 1 to 0). So, that will make o/p $A_1 = 0$ to 1. On applic ⁿ of 3rd clk pulse, $A_0 \rightarrow 0 \rightarrow 1$ & $\because A_0 = 1$, so, 2nd flip flop isn't activated & o/p = 0011 (3). So, clk pulses are being counted.	
10	1010		
11	1011		
12	1100		
13	1101		
14	1110	When clk is applied after (1111) then A_0 goes from 1 \rightarrow 0, A_0 becoming 0 will make clk i/p at 2nd flip flop 0 which will activate 2nd flip flop & make A_1 from 1 to 0. That will activate 3rd flip flop & make $A_2 = 1 \rightarrow 0$ will activate 4th flip flop & make $A_3 = 1 \rightarrow 0$. So, $A_0 A_1 A_2 A_3$ all become 0. Hence, counter starts counting again & this can count only till 15. (1111)	
15	1111		



Timing Diagram



* Ripple Counter (Using D flip flop)




Same thing done like T flip flop.

(repetition after 15th clock pulse)

Q. Why \exists a bubble before each clock i/p ($\rightarrow \rightarrow$) ?

Ans:- Suppose bubble not there. Then, when 1st clk pulse applied i.e. (\rightarrow) then, that basically means i/p from clk pulse will go from 0 to 1. i.e., I'm giving 1 as i/p to clk pulse. Giving 1 as i/p, the o/p $A_0 = 1$. Now, when next clk is applied (1 is applied), A_0 becomes 1. So, basically, a counter counted the clock pulse (000) on the 2nd clk pulse. What's its use then!

* SYNCHRONOUS FLIP FLOPS



$T_0 = 1 \because A_0 \rightarrow A_0 \oplus 1$
is toggled.

$T_3 = 0 \because A_3 \rightarrow A_{3+1}$
remains same.

Puffin
Date _____
Page _____

Present state Next state

A_3	A_2	A_1	A_0	$A_3^{(t+1)}$	$A_2^{(t+1)}$	$A_1^{(t+1)}$	$A_0^{(t+1)}$	T_3	T_2	T_1	T_0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1

So get o/p $\rightarrow T_0 = 1 \rightarrow$ carry
 $T_1 = A_0$
 $T_2 = A_0 A_1$
 $T_3 = A_0 A_1 A_2$


Design procedure

Carry = $A_0 A_1 A_2 A_3 \rightarrow$ All 4 bits high.


(fn formed by seeing how $T_3 T_2 T_1 T_0$ was varying)

★ 4 bit binary counter

DOWN COUNTER




UP COUNTER




★ Make 4 bit binary counter → Decade counter (0-10)

• Idea: Use clear pins.

10th clock pulse



Use this to clear pins of all gates. That will clear all data. So, counting only till 10.



$A_3 \& A_1 = 1$. So, that will be producing a carry & can be given as i/p to clock.

Note

* The present state of previous flip flop goes to the next flip flop on applicⁿ of clock pulse

Note
V. Imp

While making/implementing any circuit using any flip flop, check for what should be the i/p to the flip flops.

For D flip flop, i/p = next state \Rightarrow No need to make separate column for i/p.

JK flip flop, i/p is calculated seeing change in present & next state

\Rightarrow Make separate column
 \rightarrow implement using k-map.

★ Down counting

	A ₃	A ₂	A ₁	A ₀	T ₀	T ₁	T ₂	T ₃
present state	1	1	1	1	change every time	0	0	0
to next state	1	1	1	0		1	0	0
	1	1	0	1		0	0	0
	1	1	0	0		1	1	0
	1	0	1	1		0	0	0
	1	0	1	0		1	0	0
	1	0	0	1		0	0	0
	1	0	0	0		1	1	1
	0	1	1	1		0	0	0
	0	1	1	0		1	0	0
	0	1	0	1		0	0	0
	0	1	0	0		1	1	0
	0	0	1	1		0	0	0
	0	0	1	0		1	0	0
	0	0	0	1		0	0	0
	0	0	0	0		1	1	1

Compaung :-

$$T_0 = 1$$

$$T_1 = \overline{A_0}$$

$$T_2 = \overline{A_0} \overline{A_1}$$


$$T_3 = \overline{A_0} \overline{A_1} \overline{A_2}$$

expressions

★ Make same circuit for upcounting & down counting.

Suppose we give only 1 control line.
 (like 1 for up & 0 for down)
 → Possible ✓

Disadvantage: It will be continuously counting, either up/down. We can't stop counting.
 So, use 2 signals for up & down.



f^n table

up	down	f^n
0	0	no counting
0	1	down
1	0	up count
1	1	up count

→ Done completely later.

★ Design 3 bit binary counter using D flip flop.

Present state			Next State		
A	B	C	A _{t+1}	B _{t+1}	C _{t+1}
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0


$A_{(t+1)} = D_A$

$B_{(t+1)} = D_B$

$C_{(t+1)} = D_C$

found using K-map

IGNORE



Circuit designed by implementing D_A , D_B & D_C on this circuit.

★ BCD counter using T-flip flop.

Present				Next				T ₀	T ₁	T ₂	T ₃		
A ₃	A ₂	A ₁	A ₀	A ₃	A ₂	A ₁	A ₀						
0	0	0	0	0	0	0	0	1	0	0	0	0	∞ A ₃ → A ₃ as 0 to 0 So, T ₃ = 0
0	0	0	1	0	0	1	0	1	1	0	0	0	(no change)
0	0	1	0	0	0	1	1	1	0	0	0	0	∞ A ₂ → A ₂ ++1
0	0	1	1	0	1	0	0	1	1	1	0	0	from 1 to 0 So, T ₂ = 1
0	1	0	0	0	1	0	1	1	0	0	0	0	(flip)
0	1	0	1	0	1	1	0	1	1	0	0	0	
0	1	1	0	0	1	1	1	1	0	0	0	0	
0	1	1	1	1	0	0	0	1	1	1	1	1	
1	0	0	0	1	0	0	0	1	1	0	0	0	
1	0	0	1	0	0	0	0	1	1	0	1	1	
0	0	0	0	0	0	0	0	1	1	0	1	1	


$$T_0 = 1$$

$$T_2 = A_0 A_1$$


$$T_1 = A_0 \bar{A}_3$$

$$T_3 = A_0 A_1 A_2 + A_0 \bar{A}_3$$

$$C = A_0 A_3$$



★ 3 bit binary counter using Δ flip flop



Present	Next		
A B C	$D_A = A \oplus B$	$D_B = B \oplus C$	$C_{++} = C \oplus C$
0 0 0	0	0	1
0 0 1	0	1	0
0 1 0	0	1	1
0 1 1	1	0	0
1 0 0	1	0	1
1 0 1	1	1	0
1 1 0	1	1	1
1 1 1	0	0	0

∴ D flip flop duplicates


(No need for sp)

$$D_C = C_{++} = \bar{C}$$

$$D_B = B_{++} = B \oplus C$$

$$D_A = A \oplus (BC)$$

fn found using K-map



★ General thing seen:-
Design Procedure
easy
tougher
toughest

Circuit
complex
less complex
simple

	B	0	0	1	1
A	C	0	1	1	0
0	0	1	0	1	
1	0	1	0	1	

$$B_{t+1} = D_B = B\bar{C} + B\bar{C}$$

$$= B \oplus C$$

	B	0	0	1	1
A	C	0	1	1	0
0	0	0	1	0	
1	0	1	0	1	

$$A_{t+1} = \Delta_A = \bar{A}BC + A\bar{C}$$

$$+ A\bar{B}$$

$$= A(\bar{B} + \bar{C}) + \bar{A}BC$$

$$= A(\overline{BC}) + \bar{A}(BC)$$

$$= A \oplus (BC)$$

★ Design of counters using unused states -
Given JK flip flop.

Q_t	Q_{t+1}	J	K	Present	Next	i/p						
				A B C	A_{t+1} B_{t+1} C_{t+1}	J_A K_A	J_B K_B	J_C K_C				
0	0	0	0	0 0 0	X X X	X X	X X	X X				
1	0	1	0	0 0 1	0 1 0	0	1	0	1	0	1	0
0	1	0	1	0 1 0	1 0 1	1	0	1	0	1	0	1
1	1	0	0	0 1 1	X X X	X X	X X	X X				
0	0	0	0	1 0 0	X X X	X X	X X	X X				
1	0	1	0	1 0 1	1 1 1	0	0	1	0	0	0	0
0	1	0	1	1 1 0	X X X	X X	X X	X X				
1	1	0	0	1 1 1	0 0 1	0	1	0	1	0	0	0

max. count = 75

So, min flip flop = 3

seq d = 7

1st thing todo.

1, 2, 5, 7 → repeated continuously

Here, 9 have taken counter only for 1, 2, 5, 7 states -
 So, when clk is applied when $\phi_p = 2$, next state should be 5 (not 3)

Seeing i/p's, write eq^{ns} :-


$$J_B = K_B = 1 \quad (\because \text{its either 1 or don't care})$$

So, take 1.

$$J_A = K_A = B$$

$$J_C = 1, K_C = \bar{A}$$

↓ implementation



(no external logic gate req^d here.)

||y, for any random count sequence, circuit can be designed.

★ Clock pulse application when present states are unused state (from some other source)

In above circuit, state changes as 1, 2, 5, 7.

If the present states are taken as unused states (0, 3, 4, 6 → 0, say initially). What will

happen when next clk pulse is applied.

Unused state analysis

ABC	$J_A = K_A = B$	$J_B = K_B = 1$	$J_C = 1, K_C = A'$	$A + B + C +$
0 000	0 0	1 1	1 1	0 1 1
3 011	1 1	1 1	1 1	1 0 0
4 100	0 0	1 1	1 0	1 1 1
6 110	1 1	1 1	1 0	0 0 1

on applicⁿ of clk pulse on 000, 011 i.e next state comes

JK


$$Q_{t+1} = JQ_t' + K'Q_t$$

written using

Self correcting counter


after all unused state come/used, used state sequence comes back.

State diagram



see state table & make this extra part

Circuit verificⁿ: check using any used state



So, verified.

★ Note :- See in the q question, what is told about the unused states — go to don't care or some used state.
Design table & circuit accordingly.

★ Counter with load

Q Design a counter satisfying following fm.
Counter should have loading facility.

Clear	clk	load	Count	fm
0	↑	X	X	clear to zero
1	↑	1	X	load if I_0 to I_3
1	↑	0	1	Count binary
1	↑	0	0	No change.

We have designed T flip flop sync. circuit counter up → Use J-K now.
(T is same to both J & K)

Now, integrate it with loading.
See back

$$T_0 = 1$$

$$T_1 = A_0$$

$$T_2 = A_0 A_1$$

$$T_3 = A_0 A_1 A_2$$


$$\text{Carry} : A_0 A_1 A_2 A_3$$

When load 0 → 0 : J

1 : K,

1 → 1 : J


0 → K



* mode n counter or divide by n counter

counts from 0 to (n-1) * other names


* Design BCD counter using IC table given.
i.e., counting only from 0-9



design BCD counter using this IC

(M1)

Idea: 10th clock pulse $A_3 A_2 A_1 A_0$
1 0 0 0




put a NAND gate to clear pin. When clr pin becomes 0, it clears (as per table)

(M2)

At 9th clock pulse $A_3 A_2 A_1 A_0$
1 0 0 1

AND & load i/p data (0000) to counter circuit.



MODE 10 counter or 0-9 counter

called as

* Design of Asynchronous counter

↳ when CLEAR PIN NOT THERE

* Making BCD ripple counter

↳ i.e. counting from 0-9
(synchronous done before)

✓ Using JK flip flop
(∵ universal)

A ₃	A ₂	A ₁	A ₀	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	1
0	1	1	0	0	1	1	0
0	1	1	1	0	1	1	1
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	1
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1
1	1	0	0	0	0	0	0
1	1	0	1	0	0	0	1
1	1	1	0	0	0	0	0
1	1	1	1	0	0	0	1

Note: whenever A₀ 1 → 0
A₁ → Toggles
|| by, Q₁ 1 → 0
Q₂ → Toggles → only when Q₃ = 0
when Q₃ = 1, it shouldn't toggle.

Idea: $K=1$ → Toggles
 $J=1$ when Q₃ = 0
 $J=0$ → when Q₃ = 1
So, make $J = \bar{Q}_3$
Seeing for Q₂

They should have been 1, but I want 0 now.

Seeing for Q₃
↳ Q₂ & Q₄ = 1 1 or 0 0.

Seeing for Q₄


Q₂ goes from 1 → 0
Q₄ → toggles

then Q₃ toggles

So, give clock i/p of Q₄ as o/p of Q₂. when

So, give J i/p as AND Q₂ & Q₄

Q₂ goes from 1 → 0 (active low),
Circuit starts & Q₄ toggles (J=1=K)




BCD ripple counter

★ PROGRAMMABLE LOGIC DEVICES

↳ Combinⁿ / group of decoders & encoders
 ↓
 Combinⁿ of AND & OR arrays
↳ has AND & NAND ↳ has OR & NOR

eg: Given 3 i/p AND gates (4 nos.) } fabricated in a single IC
 & 4 i/p OR gates (2 nos.) }
 Which i/p will I put where: Programming

If I have to implement SOP expression, what will be max. no. of product terms



Ans = 4

I can program these i/p. & make my IC.

≡ many PLD's (Programmable Logic Devices)

Programmable

Read only memory


1. PROM

2. PLA

3. PAL


↳ we can program & read data

eg: 4 bit memory $\Rightarrow 2^4 = 16 \text{ loc}^{\text{ns}}$



These 16 combin^{ns} are decoder o/p s, taken into address lines to refer to each memory loc^{n} .


★ PROM



o/p of decoder are coming from AND gates
(minterms of n implement)


So, here OR gates can be changed (AND fixed)

Way to represent.




suppose 10 lines.


If any line is (X)



implies $i/p = 1$



Why for OR gate



So, $(1K \times 8) \equiv 2^{10} \text{ loc's} = \underline{\underline{1KB}}$

$\frac{\text{bits}}{8} = \text{byte}$ word size

For finding KB

eg: Given :- 2K X 4

$$S1) \div 8 \quad \frac{2K \times 4}{8}$$


$$S2) \quad = \underline{\underline{1KB}}$$

* Data representⁿ is in HEXADECIMAL

Idea of working of PROM

Initially :- All places are crossed (X)


sth like



This will make the word stored as FF.

Now,

If we want to give any i/p (other than FF), used that place



If I want 02



→ leave as it is

Other way :- Initially 0

Put (X) for o/p

Q. Design a ROM which gives sq. of i/p.

⇒ Takes 3 bit binary i/p → gives out sq. of that

size

i/p → 3 bits ⇒ 8 bits

o/p → square of $\frac{111}{7} = 49 \rightarrow \text{map } 2^n = 64$

So, 8x6 → size.

6 bit

P.T.O

i/Ps			O/Ps						
A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49

Why used :- eg: if we have to find solⁿ of

$$y = a^2 + 2b + 8$$

a	b	y
---	---	---

i.e directly creates data table to store y o/p.

Otherwise → use multiplier $a \times a$ & } no address. } point

Q Optimise above ROM device (seeing table)

B₁ = Ground,

B₀ = A₀,

So, just program B₂ B₃, B₄ & B₅

So, time saved. → size reduces to 8 x 4

Simplified :-


ROM Truth table.

		B_0	A_2	A_1	A_0	B_5	B_4	B_3	B_2
		B_1	0	0	0	0	0	0	0
A_0	8x4 ROM	B_2	0	0	1	0	0	0	0
A_1		B_3	0	1	0	0	0	0	1
A_2		B_4	0	1	1	0	0	1	0
		B_5	1	0	0	0	1	0	0
				1	0	1	0	1	0
			1	1	0	1	0	0	1
			1	1	1	1	1	0	0


||ly, can be asked for any f^n

* We can say :- ROM truth table is subset of \leftarrow truth table.


* (a) PROM



(b) PAL (Programmable Array Logic)



(C) PLA (Programmable logic array)



Q. Implement 2 fns F_1 & F_2 using PLA

$$\begin{aligned} F_1 &= AB' + AC + A'BC' \\ F_2 &= AC + BC \end{aligned} \quad \left. \begin{array}{l} \text{Optimiz}^n \text{ idea} \\ \text{Simplify using} \\ \text{K-map etc} \end{array} \right\}$$

We can have one thing

product terms from F_1 can
match that of $(F_2)'$

Complement of F_2

✓ no. of product
term is min.

✓ no. of literals
in each term is
min.


Here, in F_1 & F_2 , AC is common in them

See the XOR gate (\rightarrow) in the
end.

When F_1 & F_2' are matching in their terms,

$F_2 \rightarrow$ connected to 1 (as shown)

$F_1 \rightarrow 0$,



Note: when 1 of i/p of XOR connected to 0: o/p same
 1: o/p complemented

not req'd here. We get F_2'
 It should be with 0 to get F_2

Q How to give to a vendor.

* Programming table	for our reference	Product term	i/p	True	O/p's	complement
			ABC	T	C	
				F	F ₂	
		AB'	1 0 1	1	1	AB' should not be there in F ₂ .
		AC	1 - 1	1	1	
		BC	- 1 1	-	1	
		A'BC'	0 1 0	1	-	

(Note: In the table, the '1' in the third row under 'i/p' is circled in red and has a red arrow pointing to it with the text "shouldn't be there".)

★ → symbol used later

Q Implement 2 fns F_1 & F_2 , given as minterms using PLA

$$F_1(A, B, C) = \Sigma(0, 1, 2, 4)$$

$$F_2(A, B, C) = \Sigma(0, 5, 6, 7)$$

F_1 :

	B	0	0	1	1
A	C	0	1	1	0
0	1	1	0	1	
1	1	0	0	0	

F_2 :

	B	0	0	1	1
A	C	0	1	1	0
0	1	0	0	0	0
1	0	1	1	1	

SOP

$$F_1 = A'B' + A'C' + B'C'$$

$$F_2 = AB + AC + A'B'C'$$

POS

$$F_1 = (AB + AC + BC)'$$


$$F_2 = (A'C + A'B + ABC)'$$

2 matching. So, in all, 4 product forms will implement both F_1 & F_2 fns are $AB, AC, BC, A'B'C'$

So, implement F_1 → complement form
 F_2 → true form.

Programming table

Product term	i/p	o/p	
		(C)	(T)
	A B C	F_1	F_2
AB	1 1 -	1	1
AC	1 - 1	1	1
BC	- 1 1	1	-
$A'B'C'$	0 0 0	-	1



Digital Design Notes
 Akshansh

★ 3 WIDE-AND OR structure

↳ 3 i/p OR gate & each i/p is coming from 3 diff^t AND gates

★ Given :- PAL device

4 i/p
4 o/p
3 wide AND-OR structure
3 product terms in each fn.
4 bit size i/p, possible
4 fns can be implemented

Q. Given a PAL device with 4 fns

$$w(A, B, C, D) = \sum (2, 12, 13)$$

$$x(A, B, C, D) = \sum (7, 8, 9, 10, 11, 12, 13, 14, 15)$$

$$y(A, B, C, D) = \sum (0, 2, 3, 4, 5, 6, 8, 10, 11, 15)$$

$$z(A, B, C, D) = \sum (1, 2, 8, 12, 13)$$

Using K-map & solving, we get

$$w = ABC' + ABCD'$$

$$x = A + BCD$$

$$y = A'B + CD + B'D'$$

$$z = ABC' + AB'CD' + AC'D + A'B'C'D$$

has 4 product terms

↳ I can use only 3.

So, use with w to get 3 product terms.

∴ i.e., $z = w + AC'D' + A'B'C'D$.

Programming table

w given as i/p ∴ regd
in (Z)

Product terms

AND i/p_so/p_s

A B C D W

1

1 1 0 - - W = ABC't

2

0 0 1 0 - AB'cD'

3

- - - - -

4

1 - - - - x = A +

5

- 1 1 1 - BCD

6

- - - - -

7

0 1 - - - y = A'B

8

- - 1 1 - + CD

9

- 0 - 0 - + B'D'

10

- - - - 1 z = W

11

1 - 0 0 - + AC'D'


12

0 0 0 1 - + A'B'c'D

So, we need 8 + (2) i/p lines

for w & w̄

Product Terms 1 2 3 4 5 6 7 8 9 10



Q. Calculate truth table for an 8x4 ROM that implements the boolean fn.

$$A(x, y, z) = \sum (1, 2, 4, 6)$$

$$B(x, y, z) = \sum (0, 1, 6, 7)$$

$$C(x, y, z) = \sum (2, 6)$$

$$D(x, y, z) = \sum (1, 2, 3, 5, 7)$$

Consider the ROM as a memory, specify the memory contents at addresses 1 & 4.

3 var. fn.

4 product terms possible

i/p			o/p			
x	y	z	A	B	C	D
0	0	0	0	1	0	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	0	0	1
1	1	0	1	1	1	0
1	1	1	0	1	0	1

→ So, memory content in 1 → 1101

→ 4 is 1000

Q. List the PLA programming table for the BCD to X-5-3 code converter for which the Boolean fn are given as

$$E_0 = D'$$

$$E_1 (A, B, C, D) = CD + C'D$$

$$E_2 (A, B, C, D) = B'C + B'D + BC'D'$$

$$E_3 (A, B, C, D) = A + BC + BD$$

what if fns not given? (like ☆)

Product terms	i/p				o/p.			
	A	B	C	D	E ₀	E ₁	E ₂	E ₃
1	-	-	-	0	1	-	-	-
2	-	-	1	1	-	1	-	-
3	-	-	0	0	1	1	-	-
4	-	0	-	1	-	-	1	-
5	-	0	-	1	-	-	1	-
6	-	1	0	0	-	-	1	-
7	1	-	-	-	-	-	-	1
8	-	1	1	-	-	-	-	1
9	-	1	-	1	-	-	-	1

Q. Given: Truth table of 3 i/p, 4 o/p combin^{nal} circuit.

Tabulate PAL programming table for circuit & mark the fuse map in PAL diagram.

i/p.			o/p.			
x	y	z	A	B	C	D
0	0	0	0	1	0	0
0	0	1	1	1	1	1
0	1	0	1	0	1	1
0	1	1	0	1	0	1
1	0	0	1	0	1	0
1	0	1	0	0	0	1
1	1	0	1	1	1	0
1	1	1	0	1	1	1

Step 1 K-maps for fms (o/p_s)

(A)

	y	0	0	1	1
x	z	0	1	1	0
0		0	1	0	1
1		1	0	0	1

(B)

	y	0	0	1	1
x	z	0	1	1	0
0		1	1	1	0
1		0	0	1	1

Group 1's

• SOP A = $x'y'z + yz' + xz'$ SOP B = $x'y' + yz + xy$

~~POS A = $(xz + yz + x'y'z')$ POS B = $(xy' + x'yz')$~~

Group 0's

(C)

	y	0	0	1	1
x	z	0	1	1	0
0		0	1	0	1
1		0	1	1	1

(D)

	y	0	0	1	1
x	z	0	1	1	0
0		0	1	1	1
1		0	1	1	0

• SOP C = $y'z + xy + yz'$ SOP D = $z + x'y$

~~POS C = $(y'z' + x'yz)$ POS D = $(y'z' + xz)$~~


no need for POS form. (not reqd for PAL implementⁿ)

Step 2 Programming table

Product Term	i/p.			o/p
	x	y	z	
1	0	0	1	A = $x'y'z + yz' + xz'$
2	-	1	0	
3	1	-	0	
4	0	0	-	B = $x'y' + yz + xy$
5	-	1	1	
6	1	1	-	
7	-	0	1	C = $y'z + xy + yz'$
8	1	1	-	
9	-	1	0	
10	-	-	1	D = $z + x'y$
11	0	1	-	
12	-	-	-	

Circuit diagram

Step 3





COMPUTER ARITHMETIC

↳ when I want to multiply using
(shift register only multiplies 2^n powers.)
Suppose I want to multiply by 3, say

① MULTIPLICATION

How to do this using
computers?

Multiplicand	101	-	M
Multiplier	110	-	Q
	000		
	101		

Note :- Each of the partial product is either 0 or the multiplicand (\therefore multiplication done by 0 or 1)

101	
1110	0

↓
normal multiplication

Multiplicand 101 is accessible.


Now, we have to multiply by

0 then 1 then 1
So, use 0 $\xrightarrow{\text{shift right}}$ 1 $\xrightarrow{\text{shift right}}$ 1
& use & use

* Partial products are shifted left,
↳ So, how to match both?

Keep lower partial product there & shift the upper right. That too would work.

* We need 2 registers to store final data.



If $Q_0 \Rightarrow$ control logic

$Q_0 = 0$
Only shift

$Q_0 = 1$
Shift & add

Data is getting loaded to A & shifted to Q.
This cycle will run till n cycles (no. of multiplier)

eg
C A Q M = 1011 (11)
0 0000 1101 (13)

We have to do $M \times Q$

(1) If $Q_0 = 1 \Rightarrow$ Add M to A & put in A

Shifting: C, A & Q will be shifted by one bit ($Q_0 \rightarrow$ lost & we used it)

0 1010 Add m

0 0101 \rightarrow 1110 shift (1st cycle)

0 0010 \rightarrow 1111 Add & shift (2nd cycle)

C	A	Q	
0	0000	1101	initial
<hr/>			
0	1011		Add & shift (1st)
0	0101	1110	
<hr/>			
0	0010	1111	Shift (2nd cycle)
<hr/>			
0	1101	1110	→ Add & Shift
0	0110	1111	lost (3rd)
<hr/>			
1	0001	1110	lost Add & Shift
0	1000	1111	lost (4th)
<hr/>			
→ Result = 14B			

Note :- Shift: Shift Right (C, A & Q)
 Add :- Add A to M
 (1011)

Suppose, signed no. representⁿ given :-

$$\Rightarrow M = 1011 \equiv -3$$

$$Q = 1101 \equiv -5$$

$$\text{Result} = +15$$

we get 1000 1111 = -15


So, this is not valid for signed nos.

based on 2's complement
(so, neglect carry)

★ BOOTH'S ALGORITHM → for multiplying signed bits

DATE
PRESENT

M: multiplicand
Q: multiplier



storing LSB for comparing b/w 2 adjacent bits in multiplier (loaded 0 initially)


represents multiplier bit length

Comparing Q_0 & Q_{-1} : If same: no operⁿ
→ $Q_n, n=0$

diff: no operⁿ performed

If Q_0, Q_{-1} are 0, 1, replace A with $A + M$

MSB remains const. } we want same SIGN of signed bit



↓ count register
we have to do total n times.

Checking counter. If its zero, then program should end. If > 0, then program should go back for checking or shifting.

Shifting is done 4 times
 (∵ 4 bit no.)




Speed

2's complement
 = 1001


Puffin
 Date: _____
 Page: _____
 (-M)

ex Multiply (7) × (-3)

Multiplicand = 0111 (7)
 Multiplier =




discard
 1st cycle




discard

2nd cycle




discard

3rd cycle



4th cycle
 -ve no. (MSB=1)
 So, take its 2's complement

- ★ Intel 8085 : 8 bit processor
- ★ A register :- Accumulator register (Stores result)



★ Restoration Method

1. Divisor \rightarrow Register M
2. Dividend \rightarrow Register Q
3. Register A \rightarrow Initialise 0
4. Shift A & Q left by 1 bit
5. Subtract M from A, result in A
6. If $(MSB)_A = 1 \xrightarrow{\text{complement}} \Rightarrow 0$.
 Add M to A \rightarrow restore A & Push 0 to Q.
 If $(MSB)_A = 0 \xrightarrow{\text{complement}} \Rightarrow 1$.
 Add M to A \rightarrow restore A & Push 1 to Q.
7. Repeat 4, 5, 6 n times, where n = no. of bits of dividend.
8. The n bit quotient can be obtained from register Q & remainder from register A.

Based on its value, we see quotient MSB of Quotient

A

0 \rightarrow 1

1 \rightarrow 0

★ If A = 0
Push 1 to Q.

★ If A = 1
Add M to A^{new}

eg Unsigned division :- $7 \div 3$

divident $\boxed{0111}$ divisor $\boxed{0011}$
(M register)

A Q
00000.
00000 0 1 1 1
 1 1 1 1 Shift left
 1 1 1 1 Blank.

1 1 1 0 1 1 1 1 Subtract M; $A = A - M$
 $(32 - 3) = 29$; $Q_0 = 0$
0 0 0 0 0.
1 1 1 0 (Add M) → Restore A

1st cycle
in 5 bits, 0; A is in 5 bits

1 1 1 0 1 + 0 0 0 1 1
0 0 0 0 1 1 1 0 0 Shift left 2, 0000 + (1 1 1 0 1)
1 1 1 1 0 1 1 0 0 $A \leftarrow A - M$; 2's complement of 3 (for -3)
33 - 3 = 30

2nd cycle
(Restore A) (Add M) $Q_0 = 0$

3rd cycle
0 0 0 1 1 1 0 0 0 Shift left
0 0 0 0 0 1 0 0 1 $A \leftarrow A - M$; $3 - 3 = 0$. $Q_0 = 1$

4th cycle
0 0 0 0 1 0 0 1 Shift left
1 1 1 1 0 0 0 1 $A \leftarrow A - M$; $30 \rightarrow A$ $Q_0 = 0$

$\boxed{1000011}$ $\boxed{0010}$ Add M
Remainder Quotient

*** Non Restoration Method :-**

Steps 1, 2 & 3 (same as in restorⁿ method)

4. If sign of A :-

+ve : shift A & Q left by 1 bit & $A \leftarrow A - M$

-ve : shift A & Q left by 1 bit & $A \leftarrow A + M$

5. If MSB of A :-

1 : Q_0 is set to 0

0 : Q_0 " " 1

6. Repeat steps 4 & 5 n times

7. At the end, if sign of A is -ve, add M to A for remainder

eg

$7 \div 3$

$M = 0011$

A	Q	Notes
00000	0111	Initialise
00000	1110	Shift left & MSB = 0
11101	1110	Sub M as MSB = 1, $Q_0 = 0$
11011	1100	Shift left
+00011	1100	as MSB = 1, add M
11110	1100	as MSB = 1, $Q_0 = 0$
11101	1000	Shift left as MSB = 1
+00011	1000	add M
00000	1000	as MSB = 0, $Q_0 = 1$
00000	1001	Shift left
00001	0010	as MSB = 0, Sub M
+11101	0010	as MSB = 1, $Q_0 = 0$
+00011	0010	add M to adjust remainder

00001

Remainder

Q. For feedback shift register, we used IC. If no IC, what to do?

eg:- generate sequence :- 1011000

How to design a circuit?

Idea :- use feedback shift register.

feed in data + o/p to LED
(Generⁿ logic) Q_A, Q_B, Q_C, Q_D

S^{i/p} A B C D

1 X X X X

0 1 X X X

1 0 1 X X

1 1 0 1 X

0 1 1 0 1

0 0 1 1 0

1 0 0 1 1

0 1 0 0 1

1 0 1 0 0

1 1 0 1 0

0 1 1 0 1


0

Give same o/p, just shifted, so, use anyone

repetition

→ So, Iⁿ implementⁿ (K-map)

PTO





end of Chapter.

$(V_{CE})_{\text{sat}}$ for Si NPN transistor = 0.2 V \equiv low mole
 fixed value Puffin
 Date _____
 Page _____


Oh: Transistors

* BJT Transistors



(common emitter amplifier)
 (say)

When $V_i = \text{high}$, $O/p = V_{cc} - I_c R_c \equiv \text{low}$ } So, behaving
 $V_i = \text{low}$, $O/p = V_{cc} \equiv \text{high}$. } as
NOT gate



So, When $A = B = \text{high} \equiv y = \text{low}$
 otherwise, $y \equiv \text{high}$
NAND gate

η efficiency in case of power
 h_{fe} (\equiv gain) in case of I or V



* Condⁿ for Saturⁿ : $I_B \geq \frac{I_C}{h_{fe}}$
 ($\equiv \eta$ in case of power)

npn Region	Si V_{BE}	Transistor V_{CE}	Parameters current rel ⁿ
Cut off	< 0.6	open	$I_B = I_C = 0$
Active	0.6 - 0.7	> 0.8	$I_C = h_{fe} I_B$
Satur ⁿ	0.7 - 0.8	0.2	$I_B \geq \frac{I_{CS}}{h_{fe}}$

Only these 2 modes used for on & off.
 (act as switch)
 control flow of current

max. current got at saturⁿ

* Transistor as a diode



V_{CC} applied at this terminal leads to a lot of power dissipation (loss).

★ Passive :-

- devices not depending on power supply
- depend on physical properties
- eg: R , L , C

constt. resistance, all time

★ Active devices

- depend on power supply
- almost all semiconductor supply
- eg: Diodes

have resistance depending on power supply.

So, replace resistor by Diode →

Diode Transistor Logic

DTL

both semiconductor device

Diode can be fabricated in terms of Transistor


So, we got Transistor Transistor Logic

TTL


Next comes FETs

✓ CMOS: Most commonly used low power transistor these days

★ RTL NOR



★ DTL NAND



when $V_{BE} > 0.6$
(0.7 say)

then, its conducting
(saturation mode). So,
 $O/P < 0$.

all RB
Anode supplied to V_{cc}
If HV is applied,
RB
If LV, FB.

when any i/p's (low), its
conducting. $\rightarrow 0.2V$.
Cut in voltage = 0.6,
So, Potential at P $\geq 0.6 + 0.2 = 0.9$ (say)


This 0.9 V can turn on transistor Q_1 ,

D_1 & D_2 are supplement diodes (need 0.6 V each = 1.2 V)


So, for Q_1 to conduct 0.8 + 1.2 volt of voltage is req^d for it to conduct

We only have only 0.9 V. So no conduction by Q_1 . So, $o/p = 1$ ("NAND open")

When all 3 i/p's are high, voltage would increase greater than 1.8 V. So, Q_1 will conduct & $o/p = 0.2$ V (low)




★ Replacing i/p diodes with transistors



~~TTL open collector configuration~~

Replacing / Removing this diode.

★ Open collector TTL gate



no load connected (open load transistors)


(Collector resistance $R_C \rightarrow$ not connected) \rightarrow Less heat generated

Q_2 drives Q_3 .


D'lington pair.

\rightarrow used for lamp lighting; we can have wired logic gate.

8 WIRED logic Applic^{ns}.




When anyone of the o/p of NAND gate is low, current will flow as shown & other nand o/p being low gives o/p = low
 o/p (y) = high only when both o/p of NAND gates = high (current won't flow)
 So, its acting as AND gate (wired logic)




$$Y = (AB + CD)'$$

★ OC Bus line



* TTL gate with Totem-Pole of.

describing
3 ip
NAND
gate



Q_4 is over Q_3
So, configuration is called Totem-Pole

* Any one of the Paths only should run at a time.

• Q_4 : not necessary to be in "satur" mode when its conducting. (its in active mode)

See: why diode added?

* PROPAGATION DELAY

- * Every current carrying conductor has capacitance but, value is very less.
- * Transistor junctions & internal wiring all have capacitance \rightarrow but, order is around nF or pF.

But, in millions, \exists capacitance effect & delay \exists .

In \checkmark circuit.

$$\text{Total capacitance } C = C_{\text{transistor}} + C_{\text{fan out}} + C_{\text{stray wiring (current carrying conductor)}} \approx 15 \text{ pF}$$

Passive Pull up resistance, $R_L \approx 4 \text{ k}\Omega$

$$\therefore \text{Time delay } t_p = RC = 35 \text{ ns}$$

considerable when digital logic switching is concerned

If Active pull up, $t_p \approx 10 \text{ ns}$. ($R_L = 130 \Omega$)

* Circuit has inherent delay while Propagⁿ (for Passive Pull up).

For reducing delay, use active pull up.
(time delay reduced).

• Schottky transistor (K)

- made of 1 junction & 1 metal plate (instead of 2 semiconductor junctions)
- has cut off voltage less than 0.7.

→ reduces time delay. (PTO)

Schottky representⁿ

(replacing diode D_1 by Q_5)

